
Leading company in the technology industry
Lead Product Engineer
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.Job Title:
Principal Product Engineer:
Grade:
T4
Experience:
7-12 Years
Location:
Bangalore/Noida
Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.
The Cadence Advantage
- The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact.
- Cadence’s employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recognition of specific needs of the employees.
- The unique “One Cadence – One Team” culture promotes collaboration within and across teams to ensure customer success
- Multiple avenues of learning and development available for employees to explore as per their specific requirement and interests
- You get to work with a diverse team of passionate, dedicated, and talented individuals who go above and beyond for our customers, our communities, and each other—every day.
- We offer amazing opportunities to grow, no matter where you are in your career.
Job responsibilities:
- This opportunity is for a Principal Product Engineer in the Digital and Signoff Group (DSG) at Cadence. The Cadence Digital and Signoff Group will offer you a dynamic environment in which you will work with innovative R&D and Customer Engagement teams to influence the development of software tools for advanced chip design platforms.
Experience and Technical Skills required:
- Strong knowledge of IC design and physical design flow.
- Experienced in using EDA tools such as Cadence Innovus, Cadence Genus, Cadence Cerebrus with strong debug skills
- Good understanding of physical design constraints such as power, clock, placement, routing and timing.
- Proficient in scripting languages such as Tcl, Perl, or Python.
- Ability to work with cross-functional teams, including physical design, Synthesis, and signoff.
- Excellent communication and interpersonal skills.
- Ability to work under tight deadlines and handle multiple projects simultaneously.
- Testing, validating, and deploying Innovus software for key customer.
- Working with Research and Development (R&D) to discuss results and next steps for Innovus' features
Qualifications
- BE/BTech/ME/MS/MTech or equivalent
We’re doing work that matters. Help us solve what others can’t.
浏览量
0
申请点击
0
Mock Apply
0
收藏
0
相似职位

GDS Ecosystem Emerging Tech Relationships Lead - Assistant Director
EY

Project Manager for Investment and Improvement Projects (m/f/d)
Thermo Fisher · Freiburg, Germany

Project Manager
HCL Technologies · Chennai, India

Binance Accelerator Program - Product Manager (Card)
Binance · Taiwan, Taipei

Vice President, Merchant Experience Product Manager - Lifestyle
JPMorgan Chase · New York, NY, United States, US
关于Cadence

Cadence
PublicCadence Design Systems, Inc. is an American multinational technology and computational software company headquartered in San Jose, California.
5,001-10,000
员工数
San Jose
总部位置
$8.5B
企业估值
评价
10条评价
3.9
10条评价
工作生活平衡
3.8
薪酬
2.7
企业文化
4.2
职业发展
3.2
管理层
2.8
72%
推荐率
优点
Flexible work arrangements and remote options
Great company culture and collaborative team
Good benefits and job security
缺点
Below average compensation and salary
High workload and overwhelming at times
Limited career advancement opportunities
薪资范围
75个数据点
Senior/L5
Director
Senior/L5 · AE Director
1份报告
$231,524
年薪总额
基本工资
$201,323
股票
-
奖金
-
$231,524
$231,524
面试评价
1条评价
难度
3.0
/ 5
时长
14-28周
面试流程
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Final Decision
常见问题
Technical Knowledge
Behavioral/STAR
Past Experience
Problem Solving
最新动态
Cadence Design Systems, Inc. $CDNS Shares Bought by Mitsubishi UFJ Trust & Banking Corp - MarketBeat
MarketBeat
News
·
1w ago
Cadence Design Systems Rides AI Wave in Earnings - TipRanks
TipRanks
News
·
1w ago
Teen killed, older sister being taken off life support after crash - WSB-TV
WSB-TV
News
·
1w ago
Cadence lifts annual revenue forecast on sustained AI chip-design boom - Reuters
Reuters
News
·
1w ago