
Leading company in the technology industry
Lead Design Engineer – F/W
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.Lead Firmware Engineer
This is an opportunity to join a dynamic and growing team of experienced engineers developing physical layer IP’s for industry-standard high-speed serial-link protocols. The successful candidate will ideally be a highly motivated self-starter who can work independently to complete assigned tasks and collaborate with other members to achieve project milestones. It is expected that the candidate will contribute during all phases of firmware development for high speed SERDES - from architecture development to implementation, verification, testing and customer deployment.
Responsibilities
- Work closely with PHY digital and mixed signal architects to figure out the details of FW functions and sequences. Contribute during firmware architecture development and implementation of the defined firmware features.
- Help to build system level prototype control software to develop/validate adaptation, equalization, and control algorithms for high speed SERDES.
- Implement assigned FW features and work closely with verificationsimulation and validation team to ensure the functionality and robustness of the implemented features.
- Support Fu Sa compliant firmware development. Work closely with verification and validation team to develop and execute test plans for Fu Sa compliant firmware.
- Support of Validation team during electrical and system characterization during post-silicon testing. Identify any FW and HW related functionality and performance issues and implement any necessary FW improvements to address these issues.
- Support Product Engineering, System Validation and Design team to debug IP issues during customer deployment of the IP and provide hot fixes.
- Create and maintain comprehensive documentation related to firmware design, development, bug fixes and compliance testing.
Desired Skills
- B.Tech with 6yrs or M.Tech with 4 yrs in Electrical/Electronics Engineering
- Solid programming knowledge in C/C++ and Python
- Strong problem-solving and communication skills
- Understanding of wireline communication principles and digital signal processing techniques is a plus
- Knowledge in mixed signal circuit design is a plus
- Experience with silicon validation process and debug is a plus
- Experience with digital verification environment and tools is a plus
- Understanding of Fu Sa compliance is a plus
We’re doing work that matters. Help us solve what others can’t.
浏览量
0
申请点击
0
Mock Apply
0
收藏
0
相似职位

Centralized Research Group - Security & Resiliency Initiative - Vice President
JPMorgan Chase · Mumbai, Maharashtra, India, IN

Emerging Radar Technology Portfolio Manager
Leidos · Huntsville, AL

Software Engineer Manager II, AI, TPU Infrastructure

TECHNICAL LEAD L1
Wipro · Austin, United States

Lead Software Engineer
Principal · Pune, India
关于Cadence

Cadence
PublicCadence Design Systems, Inc. is an American multinational technology and computational software company headquartered in San Jose, California.
5,001-10,000
员工数
San Jose
总部位置
$8.5B
企业估值
评价
10条评价
3.9
10条评价
工作生活平衡
3.8
薪酬
2.7
企业文化
4.2
职业发展
3.2
管理层
2.8
72%
推荐率
优点
Flexible work arrangements and remote options
Great company culture and collaborative team
Good benefits and job security
缺点
Below average compensation and salary
High workload and overwhelming at times
Limited career advancement opportunities
薪资范围
75个数据点
Junior/L3
Junior/L3 · Data Analyst
1份报告
$91,103
年薪总额
基本工资
$85,276
股票
-
奖金
$5,827
$59,612
$139,984
面试评价
1条评价
难度
3.0
/ 5
时长
14-28周
面试流程
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Final Decision
常见问题
Technical Knowledge
Behavioral/STAR
Past Experience
Problem Solving
最新动态
Cadence Design Systems, Inc. $CDNS Shares Bought by Mitsubishi UFJ Trust & Banking Corp - MarketBeat
MarketBeat
News
·
1w ago
Cadence Design Systems Rides AI Wave in Earnings - TipRanks
TipRanks
News
·
1w ago
Teen killed, older sister being taken off life support after crash - WSB-TV
WSB-TV
News
·
1w ago
Cadence lifts annual revenue forecast on sustained AI chip-design boom - Reuters
Reuters
News
·
1w ago