refresh

トレンド企業

トレンド企業

採用

求人Cadence

Jasper Formal Verification - Sr Principal Application Engineer

Cadence

Jasper Formal Verification - Sr Principal Application Engineer

Cadence

SAN JOSE

·

On-site

·

Full-time

·

1mo ago

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

As a valued member of the North American Field Applications Engineering (AE) team, you will collaborate with prominent semiconductor and system companies to implement Cadence’s Jasper Formal Verification solutions. This dynamic, customer-facing position requires you to provide hands-on technical support throughout both the pre-sale and post-sale stages. By working closely with account teams and product developers, you will help address and resolve complex verification challenges for customers.

Your primary responsibilities include:

  • Establishing technical credibility and building strong relationships with clients, who may range from newcomers to seasoned experts in formal verification.

  • Your role involves delivering exceptional reactive support, proactive training, and expert consultation to ensure users derive maximum benefit from our products.

  • Additionally, you’ll partner with R&D teams to introduce innovative formal flows and applications to customers, advocate for their needs, and assist in the development of competitive and inventive solutions.

  • To maintain Cadence’s edge in the industry, you are expected to stay informed about the competitive landscape and continually seek ways to distinguish our offerings.

  • Mentoring junior AE team members and fostering a collaborative, team-oriented environment is integral to this role.

  • Representing Cadence at technical conferences and trade shows provides you an opportunity to showcase our expertise and connect with industry peers.

Success in this position requires:

  • A comprehensive understanding of RTL design, particularly the advanced features of System Verilog.

  • You should possess deep expertise in applying formal property-checking tools to various functional verification scenarios. Strong communication and interpersonal skills are essential, as is familiarity with simulation-based verification concepts such as transactors, scoreboards, and functional coverage models.

  • Proficiency in UNIX, scripting languages like TCL, grid computing dispatchers, and EDA tool administration is also necessary.

  • The ideal candidate is self-driven, capable of working independently with minimal supervision, and has at least seven years of relevant industry experience.

  • An advanced degree in a related field is highly desirable.

The annual salary range for California is $143,500 to $266,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

総閲覧数

0

応募クリック数

0

模擬応募者数

0

スクラップ

0

Cadenceについて

Cadence

Cadence

Public

Cadence Design Systems provides electronic design automation (EDA) software, hardware, and IP for designing and verifying electronic systems and semiconductors.

5,001-10,000

従業員数

San Jose

本社所在地

$8.5B

企業価値

レビュー

4.0

10件のレビュー

ワークライフバランス

4.2

報酬

2.8

企業文化

4.1

キャリア

3.2

経営陣

3.4

72%

友人に勧める

良い点

Good work-life balance

Supportive and collaborative team environment

Flexible work arrangements

改善点

Below market compensation

Limited career advancement opportunities

Heavy workload and long hours

給与レンジ

58件のデータ

Junior/L3

Junior/L3 · Data Analyst

1件のレポート

$91,103

年収総額

基本給

$85,276

ストック

-

ボーナス

$5,827

$59,612

$139,984

面接体験

1件の面接

難易度

3.0

/ 5

期間

14-28週間

面接プロセス

1

Application Review

2

Recruiter Screen

3

Technical Phone Screen

4

Onsite/Virtual Interviews

5

Final Decision

よくある質問

Technical Knowledge

Behavioral/STAR

Past Experience

Problem Solving