
Leading company in the technology industry
Software Engineering Intern - Circuit Simulation infrastructure
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
The circuit simulation intern will assist R&D staff in developing new algorithms and software for the Spectre circuit simulator. Job duties may include hands-on experience in researching new algorithmic approaches, writing GUI features, software engineering to implement new features, performing software validation and testing, and investigating performance/accuracy issues in the simulator.
Applicant should have previous exposure to the circuit simulation area and experience in EDA-relevant software development, particular C/C++ unix development. Background in EDA algorithms based on graph theory, or software optimization is required, some UI knowledge is beneficial. Applicants should be graduating in or before 2027 with a degree in electrical engineering, computer science, or related field. Understanding of analog/memory/custom IC design and verification practices is a strong plus.
We’re doing work that matters. Help us solve what others can’t.
閲覧数
0
応募クリック
0
Mock Apply
0
スクラップ
0
類似の求人

Software Engineering Intern, Summer 2026

Electrical Engineer R&D Intern – I/O Direct DriveTechnologies
Intel · Mexico, Guadalajara

Graduate Sales Engineer
Emerson · Shanghai, Shanghai, China, CN

Marketing Coordinator
Compass · Darien, Connecticut, United States

Binance Accelerator Program - Software Engineer Intern (AI/LLM Experience a Plus)
Binance · Asia
Cadenceについて

Cadence
PublicCadence Design Systems, Inc. is an American multinational technology and computational software company headquartered in San Jose, California.
5,001-10,000
従業員数
San Jose
本社所在地
$8.5B
企業価値
レビュー
10件のレビュー
3.9
10件のレビュー
ワークライフバランス
3.8
報酬
2.7
企業文化
4.2
キャリア
3.2
経営陣
2.8
72%
知人への推奨率
良い点
Flexible work arrangements and remote options
Great company culture and collaborative team
Good benefits and job security
改善点
Below average compensation and salary
High workload and overwhelming at times
Limited career advancement opportunities
給与レンジ
75件のデータ
Junior/L3
Junior/L3 · Data Analyst
1件のレポート
$91,103
年収総額
基本給
$85,276
ストック
-
ボーナス
$5,827
$59,612
$139,984
面接レビュー
レビュー1件
難易度
3.0
/ 5
期間
14-28週間
面接プロセス
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Final Decision
よくある質問
Technical Knowledge
Behavioral/STAR
Past Experience
Problem Solving
最新情報
Cadence Design Systems, Inc. $CDNS Shares Bought by Mitsubishi UFJ Trust & Banking Corp - MarketBeat
MarketBeat
News
·
1w ago
Cadence Design Systems Rides AI Wave in Earnings - TipRanks
TipRanks
News
·
1w ago
Teen killed, older sister being taken off life support after crash - WSB-TV
WSB-TV
News
·
1w ago
Cadence lifts annual revenue forecast on sustained AI chip-design boom - Reuters
Reuters
News
·
1w ago