招聘
福利待遇
•Parental Leave
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Responsibilities:
- Working in Cadence Flagship Emulation and Prototyping product line;
- Responsible for designing, developing, modifying and productizing protocol products like PCIe, advanced Ethernet and many more which are crucial to modern IC design and verification.
- Perform as individual contributor on protocol projects involving logic RTL design, UVM based verification, board design/debug and documentation etc.
- Work on complex problems related to protocol or system integration level issues, electrical or timing closure issues, RTL design or verification methodologies.
Requirements:
- The position requires MSEE or equivalent, with experience in logic design and debug.
- Must have excellent communication skills, both written and verbal.
- RTL design experience using Verilog is required along with experience in using RTL verification tools and flows.
- Experience in FPGA design for Xilinx products is strongly recommended.
- UVM verification experience is desired.
- Experience with scripting languages like Perl, TCL C-shell is desired.
We’re doing work that matters. Help us solve what others can’t.
总浏览量
0
申请点击数
0
模拟申请者数
0
收藏
0
相似职位
Senior Marketing Engineer- Robotics
NXP Semiconductors · Shanghai (JingAn)

GPU perf/power profiling and analysis engineer(up to Staff)
Qualcomm · Shanghai, Shanghai, China; Shenzhen, Guangdong, China; Guangdong, Guangdong, China

RD Senior FEA engineer
ABB · Shanghai, Shanghai, China

设备维修保养技术员(机器人车间)
ABB · Shanghai, Shanghai, China

Senior Client Programmer, Project R.I.S.E
Supercell · Shanghai
关于Cadence

Cadence
PublicCadence Design Systems provides electronic design automation (EDA) software, hardware, and IP for designing and verifying electronic systems and semiconductors.
5,001-10,000
员工数
San Jose
总部位置
$8.5B
企业估值
评价
4.0
10条评价
工作生活平衡
4.2
薪酬
2.8
企业文化
4.1
职业发展
3.2
管理层
3.4
72%
推荐给朋友
优点
Good work-life balance
Supportive and collaborative team environment
Flexible work arrangements
缺点
Below market compensation
Limited career advancement opportunities
Heavy workload and long hours
薪资范围
58个数据点
Junior/L3
Junior/L3 · Data Analyst
1份报告
$91,103
年薪总额
基本工资
$85,276
股票
-
奖金
$5,827
$59,612
$139,984
面试经验
1次面试
难度
3.0
/ 5
时长
14-28周
面试流程
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Final Decision
常见问题
Technical Knowledge
Behavioral/STAR
Past Experience
Problem Solving
新闻动态
Ninety One UK Ltd Cuts Position in Cadence Design Systems, Inc. $CDNS - MarketBeat
MarketBeat
News
·
3d ago
Moran Wealth Management LLC Sells 19,592 Shares of Cadence Design Systems, Inc. $CDNS - MarketBeat
MarketBeat
News
·
3d ago
Cadence Maps Its Future Beyond EDA With Agentic AI and Simulation - HPCwire
HPCwire
News
·
4d ago
Lesser-Known Cadence Design Systems Just Landed Google and Nvidia Deals. Should You Buy CDNS Stock? - Barchart.com
Barchart.com
News
·
4d ago