refresh

Trending companies

Trending companies

Broadcom
Broadcom

Leading company in the software industry

High Speed SerDes DSP RTL Designer

RoleDesign
LevelMid Level
LocationUSA-California-San Jose-1320 Ridder Park Drive, United States
WorkOn-site
TypeFull-time
Posted1 month ago
Apply now

Please Note:1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:Broadcom is looking for a high-speed DSP Ser Des RTL designer. Qualifications include:

  • MS or PhD in Electrical Engineering or Computer Engineering with 6+ years of experience in high speed ADC based Ser Des RTL design.

  • Proficient with Verilog-HDL/System Verilog coding for PAM4 DSP based Ser Des including equalization, adaptation and high-speed ADC calibration.

  • Proficient with front end tools such as NCVerilog, NCSIM, Simvision, Lint.

  • Exposure to Design for test, understanding of scan concept and writing DFT friendly RTL.

  • Deep understanding of high-speed serial interconnect architectures such as 100G/200G per lane PAM4 and design trade-offs to drive attainment on metrics such as performance, power, and cost over the project lifetime.

  • Experience in synthesis, CDC, static timing analysis.

  • Exposure to SDF annotated simulations with good understanding of parasitic delays.

  • Experience in design management with detailed knowledge of development methodologies, design flows including EDA integration, foundry PDK and associated collaterals.

  • Strong analytical thinking and problem-solving skills with excellent attention to details.

  • Must be organized, self-motivated and able to work effectively across internal and end customers teams.

  • Must have excellent knowledge/experience with TSMC 7nm-2nm, i.e. understanding of power consumptions, area, estimated design and layout efforts for digital and analog blocks, technology limitations.Highly Desired Qualifications:

  • Understanding of micro architecture with standard peripherals such as AMBA BUS/I2C/SPI/UART.

  • Deep understanding of Signal Integrity and Power Integrity modeling for High Speed designs.

  • Understanding & exposure to verilog AMS simulation, experience in behavioral models of analog circuit will be helpful.Additional Job Description:

Compensation and Benefits:

The annual base salary range for this position is $120,000 - $192,000

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Total Views

0

Total Apply Clicks

0

Total Mock Apply

0

Total Bookmarks

0

About Broadcom

Broadcom

Broadcom

Acquired

Broadcom Corporation was an American fabless semiconductor company that made products for the wireless and broadband communication industry. It was acquired by Avago Technologies for $37 billion in 2016 and currently operates as a wholly owned subsidiary of the merged entity Broadcom Inc.

10,001+

Employees

Palo Alto

Headquarters

$37B

Valuation

Reviews

10 reviews

3.8

10 reviews

Work-life balance

3.2

Compensation

4.1

Culture

3.6

Career

3.0

Management

2.5

72%

Recommend to a friend

Pros

Good benefits and compensation

High pay and salary

Supportive colleagues and friendly environment

Cons

Poor management and disorganization

High stress and demanding work

Long hours and fast-paced environment

Salary Ranges

360 data points

Junior/L3

Senior/L5

Junior/L3 · Data Scientist ICB 2

0 reports

$156,500

total per year

Base

-

Stock

-

Bonus

-

$133,025

$179,975

Interview experience

2 interviews

Difficulty

4.0

/ 5

Duration

14-28 weeks

Experience

Positive 0%

Neutral 50%

Negative 50%

Interview process

1

Application Review

2

Recruiter Screen

3

Technical Phone Screen

4

Onsite/Virtual Interviews

5

Team Matching

6

Offer

Common questions

Coding/Algorithm

System Design

Behavioral/STAR

Technical Knowledge

Past Experience