招聘
福利待遇
•Healthcare
•401(k)
•Equity
•Unlimited Pto
必备技能
UVM
Constrained random verification
Mixed-signal simulation
RTL debugging
Gate simulation
Low power verification
ATE vector development
Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
You will contribute to the development of complex SOCs targeted towards Touch Controllers/Wireless Charging Chips and other new initiatives. As a verification engineer, your responsibilities will include:
-
Architecting block and full-chip verification environments using HVLs (UVM) and constrained random techniques for SOCs with embedded CPUs and mixed signal interfaces.
-
Using your thorough knowledge of mixed-signal simulations (AMS, Spice, etc), developing test plans and coverage metrics from specifications and writing block and chip-level tests.
-
Debugging RTL and Gate simulations and work with design engineers to verify fixes.
-
Writing diagnostics for validation of FPGA prototype (pre-tapeout) and ASIC.
-
Replicating silicon bugs in simulation environments and validating fixes or SW workarounds.
-
Converting verification tests to test patterns and assisting Test Engineers on ATE vector bring up.
-
Evaluating latest verification methodologies and developing scripts etc. to automate verification flows.
-
Experience understanding and verifying low power silicon for mobile applications with good knowledge of UPF low power verification flow
-
Ability to take customer requirements to verify full chip design and architecture
Qualifications:
-
Bachelors and 12 years of related experience; or Masters degree and 10 years of related experience; or PhD and 7 years of related experience
-
MS or PhD is preferred
Additional Job Description: Compensation and Benefits
The annual base salary range for this position is $141,300 - $226,000.
This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
总浏览量
0
申请点击数
0
模拟申请者数
0
收藏
0
相似职位

Senior ASIC/SoC Development Engineer
Nokia · Germany, DE

Staff Engineer - ASIC Verification
Nokia · United States, US

Principal Physical Design Engineer
HPE · Sunnyvale, California, United States of America

Senior ASIC Methodology Engineer - LPU Division
NVIDIA · 6 Locations

Senior CPU Physical Design Engineer
Intel · Israel
关于Broadcom

Broadcom
AcquiredBroadcom Corporation was an American fabless semiconductor company that made products for the wireless and broadband communication industry. It was acquired by Avago Technologies for $37 billion in 2016 and currently operates as a wholly owned subsidiary of the merged entity Broadcom Inc.
10,001+
员工数
Palo Alto
总部位置
评价
3.7
10条评价