refresh

Trending Companies

Trending

Jobs

JobsBroadcom

Staff Packaging SI Engineer

Broadcom

Staff Packaging SI Engineer

Broadcom

Singapore-Yishun

·

On-site

·

Full-time

·

2w ago

Benefits & Perks

Healthcare

401(k)

Equity

Employee Stock Purchase Program

Employee Assistance Program

Paid Sick Leave

Parental Leave

Healthcare

401k

Equity

Parental Leave

Required Skills

Signal Integrity

Power Integrity

Interconnect Design

Electromagnetics

Transmission Line Theory

Circuit Theory

Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

  • Perform electromagnetic extractions on interconnects in IC Packages and PCBs, using tools such as Ansys HFSS, Q3D, SIWave, etc.,
  • Perform signal integrity circuit simulations on parallel digital interfaces such as DDR, analog Ser Des channels and Power Delivery Networks (PDN), using tools such as ADS, Ansys Designer or HSpice.
  • Work closely with IC Package Design engineers for electrical design optimization of Packaging Interconnects and PDN
  • Work closely with IP owners, chip leads, package and PCB design engineers to optimize Bump/Ball maps of IPs and So Cs and to verify that the package electrical performance meets intended system impact targets
  • Perform frequency and time domain lab measurements on silicon die, bare substrates, PCBs and systems, often using micro probe stations
  • Contribute to the documentation of the simulation / extraction flows and Design Guidelines
  • Interface with substrate and assembly suppliers through the packaging team, to help drive packaging technology improvement for electrical performance, such as 2.5D Integration and Substrates for high-speed applications
  • MS in EE with 6 years of experience or Ph.D. in EE with 3 years of experience or BS in EE with 8 years of experience in Signal Integrity / Power Integrity Analysis and Interconnect Design Optimization for Electrical Performance
  • Solid knowledge in Interconnect Electromagnetics, Transmission Line Theory and Circuit Theory
  • Power user of Ansys HFSS, Q3D, SIWave and/or Cadence Sigrity Power SI
  • Power user of Ansys Designer, HSpice or Agilent ADS
  • Working knowledge of Cadence APD and AutoCAD
  • Hands-on lab measurement experience with VNA, TDR System & Oscilloscopes, preferably with micro-probe stations
  • Strong communication, analytical and organizational skills; attention to details in engineering analysis and project management

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Total Views

0

Apply Clicks

0

Mock Applicants

0

Scraps

0

About Broadcom

Broadcom

A designer, developer, and global supplier of a broad range of analog and digital semiconductor connectivity solutions.

10,001+

Employees

Palo Alto

Headquarters

Reviews

3.0

10 reviews

Work Life Balance

2.2

Compensation

4.1

Culture

2.3

Career

1.8

Management

2.1

25%

Recommend to a Friend

Pros

Good pay and compensation

Quality benefits package

Equity/RSUs offered

Cons

No career advancement opportunities

Poor management quality and leadership

Frequent layoffs and job insecurity

Salary Ranges

1,961 data points

Mid/L4

Mid/L4 · Infrastructure Engineer

1 reports

$219,086

total / year

Base

$168,682

Stock

-

Bonus

-

$219,086

$219,086

Interview Experience

2 interviews

Difficulty

3.0

/ 5

Duration

14-28 weeks

Experience

Positive 0%

Neutral 50%

Negative 50%

Interview Process

1

Interview

2

Multiple rounds