refresh

トレンド企業

トレンド企業

採用

求人Apple

Systems Signal Integrity Engineer - Apple Data center

Apple

Systems Signal Integrity Engineer - Apple Data center

Apple

Austin, TX

·

On-site

·

Full-time

·

1w ago

Apple is seeking an enthusiastic signal integrity engineer for the system technology team. The candidate will help with concept and feature development, rapid prototyping, The Datacenter organization is looking for an outstanding engineer to support the system-level signal integrity design, analysis and validation aspects of Data center products development. The candidate will work within the System Technology organization to support the system-level Signal Integrity (SI), analysis and validation aspects of data center products development. The candidate should have deep knowledge and familiarity with all aspects of signal Integrity for high speed Serdes, electrical-optical-electrical signaling interfaces deployed in data center products.

Description

The role involves pathfinding studies in silicon development phase where feedback is provided to silicon and packaging team on system integration tradeoffs. And the candidate is expected to work closely with System Design teams to provide detailed SI strategy and guidelines during design execution phase. The candidate is also expected to work with HW Validation teams to develop test-suites to perform system-level validation for evaluation of design margins on the all signal path. The roll includes the SI support through the specific project design process which can include system pathfinding and verification stages, and characterization reviews with continuing guidance through production and ramp.

Preferred Qualifications

Ph.D with minimum 3~5 years experience.

Deep knowledge system level Serdes design and analysis skills. The Serdes knowledge required includes understanding of transmitter and receiver equalization methods (including FFE, CTLE, DFE, VGA gain), CDR behaviors and modeling, link training algorithms and eye margining tool.

Optical link including MZM modulation, optical cable, PIN, TIA and redriver/retimer.

Serial bus expertise shall include knowledge of the specifications of PCIe, USB, Display Port, HDMI and Thunderbolt. SI skills required include DOE analysis across channel variants, applying equalization and training as required for end-end channel analysis.

Excellent documentation and communication skills, ability to work independently, a desire to mentor, and demonstrated ability to innovate are required.

Minimum Qualifications

M.S Degree with relevant industry level work experience.

Familiarity with all aspects of Signal Integrity for high speed Ser Des, parallel bus, single ended signaling.

Familiarity with all aspects of electrical-optical-electrical interface.

Ability to execute on channel analysis with Signal integrity EDA.

Measurement expertise with frequency and time domain tools (VNA, TDR) including calibration methods.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant .

総閲覧数

0

応募クリック数

0

模擬応募者数

0

スクラップ

0

Appleについて

Apple

Apple

Public

Apple Inc. is an American multinational technology company headquartered in Cupertino, California, in Silicon Valley, best known for its consumer electronics, software and online services.

10,001+

従業員数

Cupertino

本社所在地

$3.5T

企業価値

レビュー

3.9

10件のレビュー

ワークライフバランス

2.5

報酬

4.2

企業文化

3.8

キャリア

3.5

経営陣

3.2

72%

友人に勧める

良い点

Great benefits and compensation

Talented colleagues and supportive teams

Learning opportunities and mentorship

改善点

Work-life balance challenges

High stress and pressure

Fast-paced environment

給与レンジ

11,365件のデータ

L2

L3

L4

L5

L6

L2 · Business Analyst L2

0件のレポート

$114,215

年収総額

基本給

$45,686

ストック

$57,108

ボーナス

$11,422

$79,951

$148,480

面接体験

3件の面接

難易度

3.3

/ 5

期間

28-42週間

内定率

33%

体験

ポジティブ 33%

普通 0%

ネガティブ 67%

面接プロセス

1

Application Review

2

Recruiter Screen

3

Technical Phone Screen

4

Onsite/Virtual Interviews

5

Team Matching

6

Offer

よくある質問

Coding/Algorithm

System Design

Behavioral/STAR

Technical Knowledge

Past Experience