채용
Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products! The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver groundbreaking Apple products!
Apple's Silicon Engineering Group (SEG) is looking for a hardworking engineer for our CPU Gate Level Synthesis role to assess and optimize design quality. In this role, the candidate would be a part of Apple's industry-leading CPU design team, working in a multi-functional role to ensure that our CPUs meet the highest standards for performance, power and area.
Description
As a CPU Gate Level Synthesis Engineer, you will drive the early-stage development of high-performance, low-power digital designs for cutting-edge high-performance CPUs. This role involves running RTL to gate level synthesis and finding opportunities to optimize timing, power, and area for micro-architectural features. You will collaborate with cross-functional teams to implement synthesis methodologies, constraint development, DFT integration, RTL optimization and power analysis. Responsibilities include but are not limited to:
-
Early RTL health assessment to detect potential timing/gate-depth issues and collaborating with the RTL & physical design teams in exploring solutions
-
Early stage power estimation and validation for new micro-architectural features
-
Enhancing synthesis flows for good correlation to post-route to ensure high fidelity of synthesis-based feedback
-
Work closely with DFT teams to ensure seamless integration of scan chain, ATPG, and MBIST into the synthesis flow
-
Partner with timing team to enable constraints generation at top levels
-
Debug and resolve timing, power, and area issues, ensuring efficient and scalable designs
-
Track and analyze PPA trends through project cycle
Preferred Qualifications
The ideal candidate should ideally possess CPU implementation experience
Proficiency in scripting languages (TCL, Perl, Python) for automation and flow optimization
Strong problem-solving, debugging, and collaboration skills in a fast-paced environment
Minimum Qualifications
Minimum BS and 3+ years of relevant industry experience
Experience in digital logic design, RTL synthesis, and physical design
Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant .
Pay & Benefits
At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $147,400 and $272,100, and your base pay will depend on your skills, qualifications, experience, and location.
Apple employees also have the opportunity to become an Apple shareholder through participation in Apple's discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple's Employee Stock Purchase Plan. You'll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses - including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.
Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.
총 조회수
0
총 지원 클릭 수
0
모의 지원자 수
0
스크랩
0
비슷한 채용공고

Package Integration Engineer
Marvell · Santa Clara, CA

Software Engineer, C++ Middleware and Runtime Infrastructure
Plus.ai · Santa Clara, CA

Mechanical Engineer I
Thermo Fisher · Santa Clara, California, USA

ATE Hardware & Thermal Support Technician - Graveyard shifts
Wipro · Santa Clara, United States

Systems Verification Engineer
Johnson & Johnson · Santa Clara, California, United States of America
Apple 소개

Apple
PublicApple Inc. is an American multinational technology company headquartered in Cupertino, California, in Silicon Valley, best known for its consumer electronics, software and online services.
10,001+
직원 수
Cupertino
본사 위치
$3.5T
기업 가치
리뷰
3.9
10개 리뷰
워라밸
2.5
보상
4.2
문화
3.8
커리어
3.5
경영진
3.2
72%
친구에게 추천
장점
Great benefits and compensation
Talented colleagues and supportive teams
Learning opportunities and mentorship
단점
Work-life balance challenges
High stress and pressure
Fast-paced environment
연봉 정보
11,365개 데이터
L2
L3
L4
L5
L6
L2 · Business Analyst L2
0개 리포트
$114,215
총 연봉
기본급
$45,686
주식
$57,108
보너스
$11,422
$79,951
$148,480
면접 경험
3개 면접
난이도
3.3
/ 5
소요 기간
28-42주
합격률
33%
경험
긍정 33%
보통 0%
부정 67%
면접 과정
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Team Matching
6
Offer
자주 나오는 질문
Coding/Algorithm
System Design
Behavioral/STAR
Technical Knowledge
Past Experience
뉴스 & 버즈
T-Mobile is giving away the Apple iPhone 17 for free — how to claims yours this weekend - Mashable
Mashable
News
·
1d ago
There Is Incredible News for Apple Investors. Will It Be Enough to Send the Stock Higher? - Yahoo Finance
Yahoo Finance
News
·
1d ago
Apple Says CarPlay Ultra is Coming to These Vehicle Brands - MacRumors
MacRumors
News
·
1d ago
Tracking sleep with Apple Watch? Use these 5 settings for the best accuracy - Tom's Guide
Tom's Guide
News
·
1d ago