
Think Different.
CAD Engineer - Timing for Gate-Level Flows & Methodologies
Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, youʼll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). Youʼll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. Joining this group means youʼll be responsible for crafting and building the technology that fuels Appleʼs devices. Together, you and your team will enable our customers to do all the things they love with their devices!
In this role as a member of the STA CAD team, you will be an integral part of the effort to improve the performance of Apple Silicon. You will be responsible for all aspects of static timing methodologies, addressing timing challenges on advanced tech nodes through the development of flows and methodologies used by all Apple Silicon teams in driving timing analysis and closure for first time right silicon.
Description
As a member of our STA CAD team, you will:
-
Develop, maintain, and enhance existing gate-level STA flows for Apple silicon designs
-
Work with design teams to understand and debug issues related to constraints, flow scripts, and timing closure
-
Facilitate and drive STA methodology changes to improve overall STA flows as it relates to efficiency/productivity and silicon timing correlation
-
Develop and maintain scripts and methods for timing analysis and power reduction
-
Develop and support methodologies, tools, and flows used in the verification of timing constraints, drive best practices across design teams
-
Analysis of timing paths to identify key issues, including post-silicon timing debug
-
Work closely with EDA vendors to develop and incorporate new capabilities to solve technical problems
Preferred Qualifications
Experience with static timing analysis tools and flows
Understanding of programming fundamentals and concepts. Familiarity with Python and Tcl or other high level programming languages
Familiar with STA of large high-performance SoC designs in deep sub-micron technologies
Understanding of fundamentals in noise, cross-talk, variation and timing margins
Knowledge of timing/SDC constraints, hands on experience in creation/validation a plus
Good communicator who can accurately assess and describe issues to management as well as follow solutions through to completion
Minimum Qualifications
Minimum requirement of BS and 3 years of relevant industry experience.
Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant .
Pay & Benefits
At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $147,400 and $272,100, and your base pay will depend on your skills, qualifications, experience, and location.
Apple employees also have the opportunity to become an Apple shareholder through participation in Apple's discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple's Employee Stock Purchase Plan. You'll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses - including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.
Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.
浏览量
1
申请点击
0
Mock Apply
0
收藏
0
相似职位

DC Infra Eng II - AMZ9748700
Amazon · Austin, TX, USA

Engineering Technician II
Applied Materials · Austin, TX, United States

Automation/Robotics Engineer III
Applied Materials · Austin, TX, United States

Software Development Engineer II, Network Device Lifecycle Management
Amazon · Austin, TX, USA

AUTOMATION ENGINEER L4(CONTRACT)
Wipro · Austin, United States
关于Apple

Apple
PublicApple Inc. is an American multinational technology company headquartered in Cupertino, California, in Silicon Valley, best known for its consumer electronics, software and online services.
10,001+
员工数
Cupertino
总部位置
$3.5T
企业估值
评价
10条评价
3.9
10条评价
工作生活平衡
2.8
薪酬
4.2
企业文化
3.6
职业发展
3.4
管理层
3.2
72%
推荐率
优点
Great benefits and compensation
Talented colleagues and supportive teams
Learning opportunities and mentorship
缺点
Work-life balance challenges
Fast-paced and high-stress environment
Long hours and heavy workload
薪资范围
11,365个数据点
L2
L6
L3
L4
L5
L2 · Business Analyst L2
0份报告
$114,215
年薪总额
基本工资
$45,686
股票
$57,108
奖金
$11,422
$79,951
$148,480
面试评价
3条评价
难度
3.3
/ 5
时长
28-42周
录用率
33%
体验
正面 33%
中性 0%
负面 67%
面试流程
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Team Matching
6
Offer
常见问题
Coding/Algorithm
System Design
Behavioral/STAR
Technical Knowledge
Past Experience
最新动态
5 Tall Tasks for John Ternus, Apple’s Next C.E.O. - The New York Times
The New York Times
News
·
1w ago
The MacBook Neo is a glimpse into John Ternus's Apple - Engadget
Engadget
News
·
1w ago
Apple’s iPad phaseout has begun - Macworld
Macworld
News
·
1w ago
What Happens to Your Blood Sugar When You Eat an Apple With Peanut Butter - Verywell Health
Verywell Health
News
·
1w ago