热门公司

招聘

职位Apple

Physical Design Lead - Custom Silicon Management

Apple

Physical Design Lead - Custom Silicon Management

Apple

Austin, TX

·

On-site

·

Full-time

·

2w ago

Are you a leader and want to apply your engineering background to make big things happen? Can you influence, connect, get results and communicate effectively? Can you deliver on a predictable and dynamic schedule?
The Custom Silicon Management Group provides critical custom silicon for all mobile products including i Phone, i Pad, i Pod, and AppleTV. We have an extraordinary opportunity for senior level engineers to drive and lead technical engagements between Apple and silicon suppliers working on groundbreaking technologies.

We are looking for a remarkable Physical Design Lead to work with a highly hardworking Custom Silicon team at Apple to design and develop innovative chips for the coolest products. This position focuses specifically on supporting Physical Design and related activities for the chips.

Description:

You will have the opportunity to integrate and come-up with new insights, as well as work with vendors to promote efficiency in the Silicon community.

We value your technical understanding of physical design principles. You will be responsible for ensuring the high quality of the chips and is expected to:

  • Audit vendor PD flows and methodologies for any holes and set up issues.

  • Suggest improvements to their methodology to optimize it to obtain the best QoR for Apple chips.

  • Work closely with the internal teams like systems and program management to ensure that the vendor PD implementation team is meeting the design goals.

  • Work closely with specialists from other teams like the packaging, process etc. to resolve any issues in the project which are in an area closely related to PD.

  • Conduct periodic design reviews - with deep technical dives - to make sure the project is tracking to the schedule and maintaining a high quality of work.

  • Review all the final PD, STA, SI, Electrical analysis reports and sign-off on them for tapeout approval.

  • Provide post tapeout support to work on ECOs and debug, if required.

  • Adhere to a strict and consistent standard of operation across all vendors and projects.

  • Maintain a professional relationship with the vendor and yet walk the fine line to maintain the customer-vendor distance.

Preferred Qualifications:

10+ years of relevant industry experience.

Experience leading physical design teams.

Track record of having taped out a number of complex chips - from gates to GDS.

Working knowledge of front-end design methodology including basic RTL coding, synthesis methodology, timing constraints generation, multiple clock domain handling, low power techniques.

  • In depth practical, hands-on knowledge of the entire P&R methodology - including but not limited to

  • IO planning, ESD techniques, floor planning, power planning, clock tree synthesis, MCMM timing closure, routing, DFM techniques and physical verification.

  • Working knowledge of at least one of the industry CAD tools

  • Cadence, Synopsys, Mentor or Atoptech.

Proficient in Static Timing Analysis and the techniques used for timing closure and noise avoidance / fixing.

Hands-on experience in Power and Signal Integrity analysis.

Ability to debug and fix LVS, DRC, Antenna, ERC issues.

Familiarity with the best analog layout design practices for sensitive circuits like Op Amp, matching pair, etc.

Mixed signal SoC tapeouts involving multiple instances of analog IPs.

Low power / leakage management methodology and techniques.

Extraction and characterization of IP elements.

Minimum Qualifications:

BS degree.

Physical Design experience.

Knowledge of digital design concepts.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant .

Pay & Benefits:

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $172,100 and $305,600, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple's discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple's Employee Stock Purchase Plan. You'll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses - including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

总浏览量

0

申请点击数

0

模拟申请者数

0

收藏

0

关于Apple

Apple

Apple

Public

Apple Inc. is an American multinational technology company headquartered in Cupertino, California, in Silicon Valley, best known for its consumer electronics, software and online services.

10,001+

员工数

Cupertino

总部位置

$3.5T

企业估值

评价

3.9

10条评价

工作生活平衡

2.5

薪酬

4.2

企业文化

3.8

职业发展

3.5

管理层

3.2

72%

推荐给朋友

优点

Great benefits and compensation

Talented colleagues and supportive teams

Learning opportunities and mentorship

缺点

Work-life balance challenges

High stress and pressure

Fast-paced environment

薪资范围

11,365个数据点

L2

L3

L4

L5

L6

L2 · Business Analyst L2

0份报告

$114,215

年薪总额

基本工资

$45,686

股票

$57,108

奖金

$11,422

$79,951

$148,480

面试经验

3次面试

难度

3.3

/ 5

时长

28-42周

录用率

33%

体验

正面 33%

中性 0%

负面 67%

面试流程

1

Application Review

2

Recruiter Screen

3

Technical Phone Screen

4

Onsite/Virtual Interviews

5

Team Matching

6

Offer

常见问题

Coding/Algorithm

System Design

Behavioral/STAR

Technical Knowledge

Past Experience