Jobs

High-Speed Signal Integrity & Power Integrity Validation Engineer
Santa Clara
·
On-site
·
Full-time
·
1mo ago
Compensation
$221,360 - $332,040
Benefits & Perks
•401(k) matching
•Professional development budget
•Team events and activities
•Competitive salary and equity package
•Comprehensive health, dental, and vision insurance
•Learning
•Equity
•Healthcare
Required Skills
React
Python
JavaScript
Back
High-Speed Signal Integrity & Power Integrity Validation Engineer
JOB_DESCRIPTION.SHARE.HTML
CAROUSEL_PARAGRAPH
- JOB_DESCRIPTION.SHARE.HTML
- Santa Clara, California
- Engineering
- 72778
- USD $221,360.00/Yr.
- USD $332,040.00/Yr.
mail_outline
Get future jobs matching this search
Loginor Register
Job Description
WHAT YOU DO AT AMD CHANGES EVERYTHING:
At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.
THE ROLE:
Join AMD’s cutting-edge hardware engineering organization focused on validating and optimizing next-generation high-speed interconnects that power AI, data center, and networking platforms. As a key member of this cross-functional validation team, you will drive the characterization, measurement, and optimization of industry-leading technologies such as PCIe Gen6/7 and Ethernet 224G per lane.
You will work hands-on in a world-class lab environment equipped with advanced test and measurement tools, collaborating closely with silicon design, packaging, and platform teams to ensure exceptional end-to-end signal and power integrity performance. This is an opportunity to innovate at the forefront of electrical and optical interconnect evolution — shaping the next generation of 400G+ solutions that define the future of computing performance and efficiency.
THE PERSON:
The ideal candidate is a detail-oriented engineer with a deep curiosity about how signals behave at the fastest speeds possible. You thrive in a collaborative, multidisciplinary setting, and you’re comfortable bridging theory with hands-on lab validation. You communicate technical findings clearly, enjoy problem-solving complex hardware challenges, and are proactive in driving continuous improvement across design and validation cycles.
KEY RESPONSIBILITIES:
- Plan and execute SI/PI validation for next-generation interconnects (PCIe Gen6/7, 224G Ethernet, optical/copper channels)
- Perform end-to-end measurements including eye diagram, jitter, insertion loss, and return loss using oscilloscopes, VNAs, and TDRs
- Develop comprehensive lab validation plans for connectors, cables, and PCB interconnects, ensuring compliance and reliability
- Collaborate with hardware, layout, and packaging teams to provide actionable design feedback and drive SI/PI improvements
- Partner with silicon, firmware, and platform validation teams to optimize overall system-level performance
- Investigate and evaluate future interconnect technologies including CPO/CPC and 400G+ solutions
- Debug and resolve board- and system-level SI/PI issues, performing detailed root cause analysis and recommending mitigations
PREFERRED EXPERIENCE:
- Strong background in high-speed SI/PI validation, characterization, or simulation
- Proficiency with measurement equipment (oscilloscopes, VNAs, TDRs, BERTs)
- Familiarity with simulation and analysis tools such as Keysight ADS, Ansys HFSS/SIwave, Mentor Hyper Lynx, or CST
- Understanding of transmission line theory, Ser Des architectures, and channel modeling
- Experience with PCIe, Ethernet, or xGMI interconnect standards
- Exposure to optical transceiver validation, CPO/CPC, or Linear Drive Optics
- Scripting or automation experience (Python, MATLAB, LabVIEW)
ACADEMIC CREDENTIALS:
- M.S. or Ph.D. in Electrical Engineering, Computer Engineering, or a related technical discipline preferred
LOCATION:
Santa Clara, California
#-HW
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.
Apply JOB_DESCRIPTION.SHARE.HTML
CAROUSEL_PARAGRAPH
JOB_DESCRIPTION.SHARE.HTML
Total Views
0
Apply Clicks
0
Mock Applicants
0
Scraps
0
Similar Jobs

IBM Research US Government Intern
IBM · Cambridge, MA; Peekskill, NY

Special Investigations Coordinator (Sanctions & AML) - Global Payment
TikTok · Singapore

Graphics (GPU) Performance Analysis Engineer
Apple · Santa Clara, CA

Tactical Buyer - Spanish speaking
IBM · Budapest, Hungary

Performance & Capacity Engineer, FinOps
Meta · Menlo Park, CA
About AMD

AMD
PublicA semiconductor company that designs and develops graphics units, processors, and media solutions
10,001+
Employees
Santa Clara
Headquarters
Reviews
3.5
25 reviews
Work Life Balance
3.2
Compensation
4.1
Culture
3.6
Career
3.4
Management
3.1
65%
Recommend to a Friend
Pros
Good compensation and benefits
Positive work environment
Great management and coworkers
Cons
Poor work life balance
Micromanagement and excessive tracking
Too much pressure and workload
Salary Ranges
6 data points
L2
L3
L4
L5
L6
M3
M4
M5
M6
L2 · Graphic Designer L2
0 reports
$162,512
total / year
Base
$65,005
Stock
$81,256
Bonus
$16,251
$113,758
$211,266
Interview Experience
5 interviews
Difficulty
3.6
/ 5
Duration
14-28 weeks
Offer Rate
60%
Experience
Positive 20%
Neutral 20%
Negative 60%
Interview Process
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Technical Interview
5
Hiring Manager Interview
6
Offer
Common Questions
Coding/Algorithm
Technical Knowledge
Behavioral/STAR
Past Experience
System Design
News & Buzz
Nvidia vs. AMD vs. Broadcom: What's the Best AI Chip Stock to Own for 2026 - The Globe and Mail
Source: The Globe and Mail
News
·
4w ago
AMD stock rating reiterated at Overweight by Wells Fargo - Investing.com
Source: Investing.com
News
·
5w ago
AMD: Facing Its Moment Of Truth (NASDAQ:AMD) - Seeking Alpha
Source: Seeking Alpha
News
·
5w ago
소재 확 바뀐 2026 그램 AMD vs 인텔 팬서레이크, 둘 다 써보고 결론 냈습니다
News
·
5w ago
·
67,317