refresh

Trending Companies

Trending

Jobs

JobsSilicon Labs

Staff Engineer - Chip Lead

Silicon Labs

Staff Engineer - Chip Lead

Silicon Labs

Hyderabad

·

On-site

·

Full-time

·

1w ago

Benefits & Perks

Equity

401(k)

Healthcare

Flexible Hours

Parental Leave

Equity

401k

Healthcare

Flexible Hours

Parental Leave

Required Skills

SoC design

Digital design

Verilog

System Verilog

RISC-V

ARM

Project leadership

Team management

Silicon Labs (NASDAQ: SLAB) is the leading innovator in low-power wireless connectivity, building embedded technology that connects devices and improves lives. Merging cutting-edge technology into the world’s most highly integrated So Cs, Silicon Labs provides device makers the solutions, support, and ecosystems needed to create advanced edge connectivity applications. Headquartered in Austin, Texas, Silicon Labs has operations in over 16 countries and is the trusted partner for innovative solutions in the smart home, industrial IoT, and smart cities markets. Learn more at www.silabs.com.

The Role:

This position involves the development of complex SoC/chip architectures with multi-core, multi-threaded processor subsystems, AI accelerators, interconnects, memory architecture and multi-level caches, multiple clocks and resets, high-speed interfaces, peripherals. The chosen candidate would need to contribute to, and manage a team for, the development of architecture, microarchitecture, and design of So Cs which include RISC-V, ARM or proprietary processor designs, and high-speed interfaces for off-chip memories, along with the integration of wireless systems, power management, and mixed signal IP. The candidate would be responsible for the leading a project through the entire product development process.

Responsibilities

  • Lead the development and execution of Wireless SoC’s from definition, through execution, and into production
  • Definition and Planning Coordinate with the product marketing teams to develop the SoC requirements. Provide the necessary design collateral to support the product approval gates.
  • Develop and maintain the SoC architecture or technical specification to meet the product requirements, with a key goal to maximize IP reuse.
  • Develop the design schedule, including milestones and resource requirements. Coordinate with cross functional teams (such as software) on dependencies.
  • Project Execution Coordinate with global design functional leads (RF, baseband, verification, etc) to track execution, triage issues, and perform prudent escalation.
  • Represent the design community to provide succinct weekly status and attend the cross functional meeting. Drive design action items to closure.
  • Perform SoC Design Integration and maintain design collateral such as documentation, register libraries, and pinouts delivered to cross functional teams.
  • Follow established quality procedures and processes to achieve first tapeout.
  • Validation to Production Actively support the validation and product test teams during silicon bringup, validation, characterization, and qualification.
  • Triage, track, and resolve issues reported during silicon evaluation. Execute a metal or full layer revision, if necessary

Minimum Qualifications:

  • Bachelor or Master’s degree in Electrical or Computer Engineering, 10+ years in Industry
  • Capable of leading complex IP, SOC development projects execution. Experience coordinating with contractors a plus.
  • Top-down planning and execution of SOC projects.
  • Experience in full-chip development cycle
  • Able to build strong technical team.
  • Hands-on experience in architecture, micro-architecture, digital design processes
  • Knowledge of high-speed interfaces like USB, PCIe, Ethernet, Mobile DDR, Quad/Octa-SPI
  • Knowledge of peripheral interfaces like SDIO, UART, I2S, I2C, PWM, CAN, etc.
  • Knowledge of processors like RISC-V and ARM processors
  • Knowledge of design signoff flows including Lint, CDC, Formal Verification, Synthesis, Constraints and STA Timing Closure
  • Knowledge of DFT including Scan, ATPG, MBIST
  • Knowledge of low power design methodology (static/dynamic clock gating, power gating, dynamic voltage and frequency scaling)
  • Knowledge of hardware accelerators
  • Knowledge of Verilog and System Verilog
  • Knowledge of scripting languages like Perl, Python, Tcl, shell

Benefits & Perks:

Not only will you be joining a highly skilled and tight-knit team where every engineer makes a significant impact on the product; we also strive for good work/life balance and to make our environment welcoming and fun.

  • Equity Rewards (RSUs)
  • Employee Stock Purchase Plan (ESPP)
  • Insurance plans with Outpatient cover
  • National Pension Scheme (NPS)
  • Flexible work policy
  • Childcare support

Silicon Labs is an equal opportunity employer and values the diversity of our employees. Employment decisions are made on the basis of qualifications and job-related criteria without regard to race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status, or any other characteristic protected by applicable law.

Total Views

1

Apply Clicks

0

Mock Applicants

0

Scraps

0

About Silicon Labs

Silicon Labs

Designs and manufactures semiconductors, other silicon devices and software, which it sells to electronics design engineers and manufacturers in In...

1,001-5,000

Employees

Austin

Headquarters

Reviews

4.2

1 reviews

Work Life Balance

3.5

Compensation

3.0

Culture

4.0

Career

3.5

Management

4.0

75%

Recommend to a Friend

Pros

Fast-moving hiring process

Supportive interview environment

Reasonable technical questions

Cons

Nerve-wracking senior engineer observation

Substantial coding problems

Long technical interview duration

Salary Ranges

0 data points

Intern

Intern · Embedded SWE Intern

0 reports

-

total / year

Base

-

Stock

-

Bonus

-

Interview Experience

1 interviews

Difficulty

3.0

/ 5

Duration

14-28 weeks

Interview Process

1

Application Review

2

Recruiter Screen

3

Technical Phone Screen

4

Onsite/Virtual Interviews

5

Final Round Interview

6

Offer

Common Questions

Technical Knowledge

Coding/Algorithm

Behavioral/STAR

Past Experience

Culture Fit