ASIC Design Engineer

• Fabric/Interconnect

1 week ago• Austin, TX
Apply on company site

About Us

Working at Apple means doing more than you ever thought possible and having more impact than you ever imagined.
Size: 10000+ employees

Industry: Technology, Information Technology, Software, Consumer Goods & Services

At Apple, phenomenal ideas have a way of becoming great products and customer experiences very quickly. The industry is accustomed to Apple taping out the SOC's for our various products at a rigorous pace. In order to achieve this, Apple's best-in-class chip is driven by top notch design engineers who implement various blocks of the chip and deliver high quality components to SoC. This is a high transparency and critically important role and requires close working relationships with many groups and an organized approach to coordinate all tasks in parallel to hit schedules consistently with a quality design. Our position requires knowledge of interconnect fabrics and system memory hierarchy

Description- Design & Integration of coherent and non-coherent fabrics into a subsystem or SoC with good understanding of on-chip interconnect architectures (NoC topologies, crossbars, arbitration).

Want more jobs like this?

Get jobs in

Austin, TX delivered to your inbox every week.

Email Address

Send me The Muse newsletters for the best in career advice and job search tips.

Get jobs!
By signing up, you agree to our & .

• Own all aspects of RTL development design, templating, scripting and RTL generation.

• Work and collaborate with other designers in the group to deliver results.

• Integrate common/shared IP blocks to design and optimize memories/hard macros required for the block

• Work with front-end synthesis/STA teams to ensure timing for the block is met

• Work with power/performance and functional verification team to ensure high quality of the block

• Work with multi-disciplinary groups to make sure designs are delivered on time and with the highest quality by incorporating proper checks at every stage of the design process

Preferred Qualifications:

Knowledge of cache coherency protocols (MESI, MOESI, directory-based coherence) and memory hierarchy.

A consistent track record of delivering large, sophisticated designs in high volume production for low power applications

Solid working experience with synthesis, power, performance and verification teams to develop and deliver high quality RTL design on time

Strong interpersonal skills, as the candidate will work with diverse groups within the company

Self-starter, highly motivated, highly organized, and schedule driven

Familiarity with all front-end tools including lint, CDC, synthesis

Minimum Qualifications:

Minimum of BS + 3 years relevant industry experience.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant .

Client-provided location(s): Austin, TX

Job ID: apple-200641500-0157_rxr-660

Employment Type: OTHER

Posted: 2026-01-19T19:12:40
Apply on company site

Perks and Benefits

Health and Wellness

Parental Benefits

Work Flexibility

Office Life and Perks

Vacation and Time Off

Financial and Retirement

Professional Development

Diversity and Inclusion

Company Videos

Hear directly from employees about what it is like to work at Apple.

Apply on company site

Similar Jobs

Suggested Searches

mid jobsApple jobsAll jobs

Search Additional Jobs

ASIC Design Engineer Jobs in Austin, TXJobs in Austin, TX

of Use](https://www.themuse.com/user/Popular Jobs

• Salaries

Get Involved

• For Employers
• The Muse Book: The New Rules of Work
• For Career Coaches
• Tell A Friend

Join The Conversation:

• Facebook
  
• LinkedIn
  
• Twitter
  
• Pinterest
  
• Instagram