採用
Benefits & Perks
•Team events and activities
•Competitive salary and equity package
•401(k) matching
•Professional development budget
•Equity
•Learning
Required Skills
JavaScript
React
PostgreSQL
Back
DFT Timing Lead
JOB_DESCRIPTION.SHARE.HTML
CAROUSEL_PARAGRAPH
- JOB_DESCRIPTION.SHARE.HTML
- Bangalore, India
- Engineering
- 73319
mail_outline
Get future jobs matching this search
Loginor Register
Job Description
WHAT YOU DO AT AMD CHANGES EVERYTHING:
At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.
The Role:
· As a key member of the S3 SoC DFT Team, the successful candidate will play a significant role in ensuring the quality of next generation AMD So Cs through structural DFT, Automatic Test Pattern Generation (ATPG) and Memory Built-In Self-Test (MBIST) techniques.
Key Responsibilities:
· Develop full chip DFT Synthesis and DFT STA constraints.
· STA constraint development of DFT modes (Scan Shift, Atspeed, MBIST)
· Set up DFT timing constraints, defining the overall SOC Test STA methodology.
· Working with the Design team to clean-up all the DFT related constraint issues
· Closely work with physical design team to generate and validate timing constraints
· Developing, improving and maintaining automation scripts as necessary
Preferred Experience:
· Experience in DFT architecture for complex chips
· Exposure to Static timing analysis & Timing closure is required.
· Proven experience in DFT constraints handling, Block and Top-level test mode Static timing analysis (STA).
· Experience in SOC timing closure in DFT modes and sign-off
· Experience with RTL quality check tools/methodologies such as Spyglass, CDC, Lint is required.
· Excellent hands-on debug skills and scripting skills are critical.
Qualification:
· B.E/B.Tech/M.E/M.Tech in Electrical/Electronics Engineering with 8 to 10 years of DFT Experience
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.
Apply JOB_DESCRIPTION.SHARE.HTML
CAROUSEL_PARAGRAPH
JOB_DESCRIPTION.SHARE.HTML
Total Views
0
Apply Clicks
0
Mock Applicants
0
Scraps
0
Similar Jobs

Managed Services - SAP Ariba/Procurement - Senior Manager
PwC · Atlanta, GA; Gunnison, CO

Sr Principal Contract Administrator
Northrop Grumman · Linthicum Heights, MD

Senior Consultant, Industry Solutions, Investment Management - SimCorp
Deloitte · Atlanta, GA; Austin, TX; Boston, MA; Charlotte, NC; Chicago, IL; Cincinnati, OH; Cleveland, OH; Columbus, OH; Costa Mesa, CA; Dallas, TX; Darien, CT; Denver, CO; Detroit, MI; Hartford, CT; Houston, TX; Indianapolis, IN; Kansas City, MO; Las Vegas, NV; Los Angeles, CA; McLean, VA; Mechanicsburg, PA; Miami, FL; Minneapolis, MN; Nashville, TN; New York, NY; Philadelphia, PA; Pittsburgh, PA; Raleigh, NC; Sacramento, CA; San Jose, CA; Seattle, WA; Tallahassee, FL; Tampa, FL

Sr. Screening & Vetting Analyst
Deloitte · Arlington, VA

Visa University - Senior Manager
Visa · Baku, Azerbaijan
About AMD

AMD
PublicA semiconductor company that designs and develops graphics units, processors, and media solutions
10,001+
Employees
Santa Clara
Headquarters
Reviews
3.5
25 reviews
Work Life Balance
3.2
Compensation
4.1
Culture
3.6
Career
3.4
Management
3.1
65%
Recommend to a Friend
Pros
Good compensation and benefits
Positive work environment
Great management and coworkers
Cons
Poor work life balance
Micromanagement and excessive tracking
Too much pressure and workload
Salary Ranges
6 data points
L2
L3
L4
L5
L6
M3
M4
M5
M6
L2 · Graphic Designer L2
0 reports
$162,512
total / year
Base
$65,005
Stock
$81,256
Bonus
$16,251
$113,758
$211,266
Interview Experience
5 interviews
Difficulty
3.6
/ 5
Duration
14-28 weeks
Offer Rate
60%
Experience
Positive 20%
Neutral 20%
Negative 60%
Interview Process
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Technical Interview
5
Hiring Manager Interview
6
Offer
Common Questions
Coding/Algorithm
Technical Knowledge
Behavioral/STAR
Past Experience
System Design
News & Buzz
Nvidia vs. AMD vs. Broadcom: What's the Best AI Chip Stock to Own for 2026 - The Globe and Mail
Source: The Globe and Mail
News
·
5w ago
AMD stock rating reiterated at Overweight by Wells Fargo - Investing.com
Source: Investing.com
News
·
5w ago
AMD: Facing Its Moment Of Truth (NASDAQ:AMD) - Seeking Alpha
Source: Seeking Alpha
News
·
5w ago
소재 확 바뀐 2026 그램 AMD vs 인텔 팬서레이크, 둘 다 써보고 결론 냈습니다
News
·
5w ago
·
67,317