refresh

热门公司

Trending

招聘

JobsAMD

Design Engineer (IP Release & Verification)

AMD

Design Engineer (IP Release & Verification)

AMD

IASI

·

On-site

·

Full-time

·

1mo ago

Benefits & Perks

Parental leave

Creative environment

Design tool subscriptions

Competitive salary and equity

Health benefits

Flexible work schedule

Parental Leave

Healthcare

Required Skills

Figma

Sketch

InVision

WHAT YOU DO AT AMD CHANGES EVERYTHING:

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.  Together, we advance your career.THE ROLE
We are looking for an adaptive, self-motivated Design Engineer to work on IP (Intellectual Property) Release and Verification processes. As a key contributor in Infinity (Data) Fabric IP, you will be the critical link between the core IP development team and the various System-on-Chip (SoC) product integration teams. You will assist in preparing IP releases, validating deliverables and ensure that the IP milestone drops are high-quality, fully documented, and meet critical SoC project schedule. You will also be providing first-level support for integration issues, debug and analysis for failures.

THE PERSON
You are a detail-oriented engineer with a passion for modern, complex processor architecture, digital design, and/or verification in general. You have strong analytical and problem-solving skills and comfortable using industry-standard tools to ensure smooth IP integration. You are a team player who has excellent communication skills and enjoys collaborating with other engineers from different sites/time zones in a fast-paced environment.

  • KEY RESPONSIBILITIES

  • Collaborate with architects, IP designers, verification, physical design, and program management teams to understand new features, ensure smooth integration and timely deliver

  • Build test plan documentation, accounting for interactions with other hardware/software features/components

  • Write and implement both directed and random verification tests

  • IP Release support: milestone drop delivery to SoC team. Ensure deliverables are complete, accurate, and meet project timelines

  • Integration issue triage**:** provide first level of support for integration-related issues, helping to identify whether problems originate from IP, flow, or environment

  • Debug & Analysis: Use simulation and debug tools (e.g., VCS, Verdi) to analyze failures and support root cause identification

  • Work with RTL and firmware engineers to resolve design defects

  • Maintain and update IP documentation, including release details, integration guidelines, feature lists and known issues

  • Ensure changelist integration

  • Support automation efforts using scripting languages (Python, Perl) to improve release and validation flows.

  • PREFERED EXPERIENCE

  • Good understanding of computer architecture, interconnects and cache coherency

  • Experience with digital design and verification methodologies, such as UVM

  • Ability to analyze simulation results and assist in resolving complex technical issues

  • Familiarity with simulation, emulation, and debug tools (e.g., VCS, Verdi)

  • Object‑oriented programming experience (C++ and System Verilog)

  • Scripting skills in Python, Perl, Shell, or Ruby

  • Experience working in a Unix/Linux environment.

  • NICE TO HAVE

  • Direct experience with Verilog simulators (Model Sim, VCS, Eda Playground, etc.)

  • Exposure to scripting and automation tools to streamline and enhance modeling workflows

  • Familiarity with formal verification concepts and tools is a plus.

  • PERSONAL COMPETENCIES

  • Analytical mindset; goal‑oriented and eager to learn

  • Self‑driven while able to work effectively within a team

  • High sense of ownership and personal accountability

  • Excellent communication and collaboration skills in a global, cross‑functional environment.

  • ACADEMIC CREDENCIALS

  • Bachelor’s or Master’s degree in Computer Engineering, Electrical Engineering, or a related discipline.

  • LOCATION

  • Iași (Hybrid)

Benefits offered are described:  AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position.  AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Total Views

0

Apply Clicks

0

Mock Applicants

0

Scraps

0

About AMD

AMD

AMD

Public

A semiconductor company that designs and develops graphics units, processors, and media solutions

10,001+

Employees

Santa Clara

Headquarters

Reviews

3.5

25 reviews

Work Life Balance

3.2

Compensation

4.1

Culture

3.6

Career

3.4

Management

3.1

65%

Recommend to a Friend

Pros

Good compensation and benefits

Positive work environment

Great management and coworkers

Cons

Poor work life balance

Micromanagement and excessive tracking

Too much pressure and workload

Salary Ranges

6 data points

L2

L3

L4

L5

L6

L2 · Data Analyst L2

0 reports

$76,430

total / year

Base

$30,572

Stock

$38,215

Bonus

$7,643

$53,501

$99,359

Interview Experience

5 interviews

Difficulty

3.6

/ 5

Duration

14-28 weeks

Offer Rate

60%

Experience

Positive 20%

Neutral 20%

Negative 60%

Interview Process

1

Application Review

2

Recruiter Screen

3

Technical Phone Screen

4

Technical Interview

5

Hiring Manager Interview

6

Offer

Common Questions

Coding/Algorithm

Technical Knowledge

Behavioral/STAR

Past Experience

System Design