
Leading company in the technology industry
Sr Staff Digital Design Engineer at Marvell
About the role
About Marvell
Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.
At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.
Your Team, Your Impact
Join Marvell's Custom Compute Solutions Business Unit (CCSBU) as we establish our design presence in San Diego's thriving semiconductor ecosystem.
This team will be responsible for delivering high‑quality customer silicon for advanced AI, XPU, and XPU‑Attach programs. By partnering closely with customers and internal stakeholders, the design center will enable Marvell’s most strategic and financially significant custom SoC initiatives, delivering differentiated solutions that reinforce Marvell’s position as a trusted partner for next‑generation compute platforms.
This is a rare career opportunity. You're not joining an established local team - you'll be part of building one. You'll define the culture and shape the technical DNA of Marvell's San Diego design organization.
What You Can Expect
-
Design, develop, implement, verify, and document micro-architecture and RTL for complex power management integrated circuits.
-
Work closely with system and chip architects to design industrial quality implementations.
-
Participate in the full design development cycle, end-to-end, from writing micro-architecture docs, RTL coding, specifications of timing, closely work with design verification teams to review test plans and execution of test, ability to bring up block tests on silicon during lab testing, and maintenance of designed blocks and reusable IPs.
-
Produce comprehensive block u Architecture and register Specs.
-
Schedule detailed reviews with cross-functional teams
-
Evaluate and participate in improving design and verification methodologies.
What We're Looking For
Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 5-10+ years of related professional experience. Or Master’s/PhD in Computer Science, Electrical Engineering or related fields with 3-5+ years of experience.
To be successful in this role you will need the following skills:
-
Strong background in System Verilog RTL coding techniques.
-
Experience in high speed, multiple clock domain designs
-
Familiar with modern SoC architectures and various interface technologies such as AXI, DDR, Ethernet, PCIe.
-
Experience in micro-architecture of complex custom/ASIC products involving Chip I/O, shared memory, and embedded processors
-
RTL design experience, synthesis, static-timing closure, formal verification, gate-level simulations, and block-level functional verification.
-
Experience in implementation/timing closure for high speed design.
-
Ability to create SVA assertions and apply formal verification concepts and tools
-
Ability to come up with creative and innovative solutions, and display technical leadership from within a team of engineers
-
Excellent verbal and written communication
-
Discipline and rigor in documentation
-
Ability to work efficiently and influentially with team members across multiple sites
-
Enthusiastic about exploring and applying new methods, tools, and process efficiency to ASIC design flow
-
Knowledge of scripting languages such as Python, Perl, Tcl, and UNIX shell is desirable.
Expected Base Pay Range (USD)
135,900 - 201,130, $ per annum
The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.
Additional Compensation and Benefit Elements
Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.
All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.
Interview Integrity
To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.
These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.
This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.
Required skills
Digital design
RTL
Micro-architecture
SoC design
Verification
Total Views
0
Total Apply Clicks
0
Total Mock Apply
0
Total Bookmarks
0
More open roles at Marvell

Principal Engineer (L2, L3 Protocol Development, Switching/Routing)
Marvell · Bangalore

FP&A Systems Principal Professional / Solution Architect
Marvell · Santa Clara; Irvine

Senior Staff Applications Engineer
Marvell · Santa Clara, CA

Staff Physical Design Engineer
Marvell · Irvine, CA

Supplier Quality Engineer (SQE) – Photonics & Optical Packaging
Marvell · KR - Seoul
Similar jobs

Principal Systems Engineer - RF Signal and Sensor Modeling Engineer
Collins Aerospace (RTX) · US-AZ-TUCSON-9020 ~ 9020 S Rita Rd ~ BLDG 9020

Electrical Engineer II - Onsite El Segundo, CA
Collins Aerospace (RTX) · US-CA-EL SEGUNDO-E01 ~ 2000 E El Segundo Blvd ~ BLDG E01

Principal Engineer - 24/7 Ops Program IPTL (Onsite)
Collins Aerospace (RTX) · US-MA-TEWKSBURY-TB4 ~ 836 North St ~ INNOVATION BLDG

Electrical Computer Aided Designer Engineer (ECAD) 1
Collins Aerospace (RTX) · US-AZ-TUCSON-M10 ~ 3360 E Hemisphere Loop ~ BLDG M10

Hardware Engineering Lab Lead
Collins Aerospace (RTX) · US-MA-MARLBOROUGH-MA3 ~ 1001 Boston Post Rd ~ BLDG 3
About Marvell

Marvell
PublicMarvell Technology, Inc. is an American company, headquartered in Santa Clara, California, which develops and produces semiconductors and related technology.
5,001-10,000
Employees
Santa Clara
Headquarters
$15.2B
Valuation
Reviews
10 reviews
4.0
10 reviews
Work-life balance
4.2
Compensation
3.5
Culture
4.1
Career
3.2
Management
3.4
75%
Recommend to a friend
Pros
Supportive team and leadership
Good work-life balance and flexibility
Collaborative and inclusive environment
Cons
Management issues and disorganization
Limited career advancement opportunities
High workload and stress
Salary Ranges
16 data points
Junior/L3
Junior/L3 · DATA SCIENCE AND ENGINEERING PROFESSIONAL II
1 reports
$111,800
total per year
Base
$86,000
Stock
-
Bonus
-
$111,800
$111,800
Interview experience
1 interviews
Difficulty
3.0
/ 5
Duration
14-28 weeks
Offer rate
100%
Experience
Positive 100%
Neutral 0%
Negative 0%
Interview process
1
Application Review
2
Recruiter Call
3
Technical Screen
4
Final Round Interview
5
Offer Decision
Common questions
Technical Knowledge
System Design
Behavioral/STAR
Past Experience
UI/UX Design Principles
Latest updates
Marvell Technology (NASDAQ:MRVL) Trading Down 3.1% - Here's What Happened - MarketBeat
MarketBeat
News
·
1w ago
Is Marvell Stock a Buy After Alphabet and Nvidia Deals? - The Motley Fool
The Motley Fool
News
·
2w ago
Marvell Technology (MRVL) Announces the Acquisition of Polariton Technologies - Yahoo Finance
Yahoo Finance
News
·
2w ago
Broadcom, Marvell set to benefit as 1.6T optical modules near mass production - digitimes
digitimes
News
·
2w ago