招聘
Run Physical Design verification flow at chip/block level, fixing LVS/DRC/ERC/ANT violations. Experience in physical design verification to debug LVS/DRC/ERC/ANT issues at chip/block level. Actual off...
Total Views
0
Apply Clicks
0
Mock Applicants
0
Scraps
0
Similar Jobs
Algorithm Software Engineer
Leidos · San Diego, CA
Lead Software Engineer – Enterprise Solutions & Scalable System Architecture
Qualcomm · Bangalore, Karnataka, India
LOGISTICS Methods Engineer
TotalEnergies ·
Product Management - Engineer
Array Technologies · Madrid
Field Application Engineer - Automotive
NXP Semiconductors · Novi