채용
Job Description Summary
- The Lead Engineer
- FPGA will be responsible for designing and developing RTL applications, as well as test benches on SoC FPGA targets, for real-time multitasking embedded software applications critical to protection and control solutions involved in the management of high-voltage electrical substations.
Job Description
Essential Responsibilities
- Develop new functions in VHDL for RTL design on FPGA.
- Develop/enrich test benches for FPGA in VHDL/Verilog, Python, and C Matlab.
- Editing FPGA timing constraints and analysis of these timings.
- Essential knowledge in the field of signal processing for the study and implementation of FIR-type filtering on FPGA, as well as associated spectral analysis.
- Implementation of multi-cadence FIR on FPGA in VHDL and C on generated code environments.
- Development/testing of polynomial and Fourier interpolation/decimation functionalities for multi-cadence systems.
- Analyze requirements and technical and applicative solutions.
- Adhere to the defined architecture of functions and technical solutions to achieve objectives.
- Write and review detailed design and test documents for implemented software and FPGA functionalities/modifications.
- Estimate the workload of new development (design/development/unit tests)
- Perform or participate in a peer review of the design and code.
- Maintain existing real-time FPGA applications.
- Demonstrate mastery of the deliverable by maintaining high quality through the implementation of test benches compatible with those of the test team and follow-ups with the test team as well.
- Work with the local and international R&D team.
- Follow Agile software development lifecycle processes and methodologies (SAFE Framework and JIRA/Confluence environment)
- Participate in technical discussions and brainstorming sessions on software design.
Education and Experience
- Master's or engineering degree in embedded software, electrical engineering
- Minimum of 5 years of hands – on experience of working on on Xilinx (Vivado) and Altera (Quartus) FPGA based embedded systems.
- In Depth experience in the field of SoC FPGA for real-time embedded systems with operating systems such as Linux and Vx Works.
- Minimum required knowledge in signal theories and manipulation of binary word types in a SoC FPGA environment.
- Minimum required skills in Python in a test environment for FPGA.
- Minimum required knowledge in MATLAB/Simulink tools.
- Experience with developing and maintaining embedded real-time applications.
- Interpersonal and analytical skills.
- Ability to work in a strong collaborative spirit, demonstrate transparency, and work in a context of changing priorities with a focus on the customer.
- Fluent in English
- Experience with git version control
Desired Experience
- Knowledge in FPGA work environments will be an asset.
- Hands-on experience in Linux and Real time systems development environments, troubleshooting and command line, will be a strong asset.
- Minimum required skills in C, CPP in a test or generated code environment for FPGA.
- Exploit and consolidate FIL "Fpga In the Loop" achievements on Matlab/Simulink on our FPGA target.
- Port FIL to a new Xilinx target.
- Develop new test benches using comtrades.
- Development of low-level drivers in C in a FPGA test environment.
- Implementation of functionalities for hardware acceleration based on Xilinx Run-Time FPGA tools (XRT).
Additional Information Relocation Assistance Provided: Yes
Total Views
0
Apply Clicks
0
Mock Applicants
0
Scraps
0
Similar Jobs

Senior Engineer - Embedded DSP SW
Qualcomm · Hyderabad, Telangana, India

Program Manager - Bluetooth Firmware & Chipset
Qualcomm · Hyderabad, Telangana, India

Senior Manager - Embedded Systems (Firmware)
Schneider Electric · Mumbai, India

Senior Program Manager - Embedded Chipset
Qualcomm · Hyderabad, Telangana, India

Sr. Hardware Engineer
Carrier · LOC3254: No.3239 Shenjiang Road, Shanghai, Pudong New Area, Shanghai, China
About GE Vernova
Reviews
3.8
34 reviews
Work Life Balance
3.7
Compensation
3.7
Culture
3.8
Career
3.7
Management
3.6
77%
Recommend to a Friend
Pros
Good work-life balance and flexible environment
Opportunity for career growth
Competitive compensation and benefits
Cons
Room for improvement in processes
Internal communication could improve
Some organizational bureaucracy
Salary Ranges
309 data points
Junior/L3
Junior/L3 · Business Analyst
0 reports
$92,460
total / year
Base
-
Stock
-
Bonus
-
$78,591
$106,329
Interview Experience
4 interviews
Difficulty
3.3
/ 5
Duration
14-28 weeks
Experience
Positive 0%
Neutral 50%
Negative 50%
Interview Process
1
HR Interview
2
Digital Interview
3
Technical Rounds
4
Hiring Manager Interview
News & Buzz
GE Vernova’s Q4 Was Strong—But the Backlog Number Matters More - MarketBeat
Source: MarketBeat
News
·
5w ago
Jim Cramer GE Vernova Has "Visibility on the Earnings to the 2030s" - Finviz
Source: Finviz
News
·
5w ago
GE Vernova: Priced For Perfection, It's Not Worth The Risk (NYSE:GEV) - Seeking Alpha
Source: Seeking Alpha
News
·
5w ago
GE Vernova Q4 gas turbine orders surge 74% - Utility Dive
Source: Utility Dive
News
·
5w ago
