Cadence
Cadence

Lead Design Engineer

직무엔지니어링
경력리드급
위치BANGALORE, India
근무오피스 출근
고용정규직
게시4개월 전
지원하기

포지션 소개

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Core Responsibilities:

Strategy and Architecture:

Verification Planning: Define the overall verification strategy, including the choice of methodology (typically UVM/System Verilog), tools, and infrastructure.
Testbench Architecture: Design scalable, reusable, and robust verification environments. This includes developing Bus Functional Models (BFMs), monitors, scoreboards, and checkers.
Feature Extraction: Analyze architectural specifications to identify critical features and corner cases that require rigorous testing.
2.

Execution and Technical Leadership:

Development: Write complex test cases and sequences to achieve high functional coverage.
Debug: Lead the root-cause analysis of complex design bugs, collaborating closely with design engineers to implement fixes.
Constraint Random Testing: Implement constrained-random stimulus generation to explore the design space beyond directed tests.
Formal Verification: Utilize formal tools to prove specific properties or find deep-seated bugs that simulation might miss.
3. Metric Management
Coverage Analysis: Monitor and analyze functional and code coverage metrics.
Gate-Level Simulation (GLS): Oversee simulations on the synthesized netlist to verify timing and reset behavior.
Sign-off: Define the "definition of done" and provide final technical approval for the verification phase.

Soft Skills and Leadership:

Mentorship: Guiding junior engineers on coding standards and debugging techniques.
Cross-functional Collaboration: Acting as the primary technical point of contact between the design, architecture, and emulation teams.
Project Management: Managing timelines, identifying risks in the verification schedule, and prioritizing tasks to meet project deadlines.

Required Qualifications:

B.E./B.Tech or M.Tech/M.S. in Electronics, VLSI, or related field
4–6 years of hands-on DV experience in semiconductor/ASIC/SoC companies

We’re doing work that matters. Help us solve what others can’t.

복지 및 혜택

•교육비 지원

•스톡옵션

•401k

•유급 휴가

내 이력서로 서류 통과할 수 있을까?

리프레시에서 이력서를 채점받고, 어떤 문장을 어떻게 바꿀지 확인하세요.

이력서 만들기

Cadence 소개

BANGALORE

본사 위치