Jobs
Benefits & Perks
•Learning Budget
•Mental Health
•Learning
•Mental Health
Required Skills
Analog design
PLL design
Data converter design
Serial interface design
Silicon validation
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
B.Tech/BE/ME/Mtech
Job Description:
Design and lead high speed IP (USB3, PCIE, DPHY etc) development. Need to be a strong individual contributor in analog domain. Will be required to participate in all aspects of development – analog design, layout, digital design, documentation and silicon validation. Would be required to participate in customer facing discussions.
Requirements:
B.Tech/BE/ME/Mtech
Exp - 4 +yrs
-
Hands on design experience in various analog IP like PLLs, data converters, serial interfaces etc.
-
Must have participated in full cycles of analog IP creation – right from spec to silicon debug and char
-
Must have good communication skills and should be team player.
-
Working experience in PHY (PCIE, USB2, USB3) development is desired
We’re doing work that matters. Help us solve what others can’t.
Total Views
0
Apply Clicks
0
Mock Applicants
0
Scraps
0
Similar Jobs

Sr Engineer Automation
Empower · KA Bangalore

Engineer Automation Quality
Empower · KA Bangalore

Senior Software Engineer II, Backend - Intelligence Team
HubSpot · Flex - Dublin, Ireland

Principal Software Engineer - Java
Empower · KA Bangalore

Senior Machine Learning Engineer, Risk Modeling
Block (Square) · Seattle, WA, United States of America
About Cadence

Cadence
PublicCadence Design Systems provides electronic design automation (EDA) software, hardware, and IP for designing and verifying electronic systems and semiconductors.
5,001-10,000
Employees
San Jose
Headquarters
Reviews
3.3
7 reviews
Work Life Balance
2.0
Compensation
2.5
Culture
1.8
Career
2.0
Management
1.5
15%
Recommend to a Friend
Pros
Built strong client relationships
Useful for repetitive tasks
Employment opportunities
Cons
Poor management and micromanagement
Lack of career growth opportunities
Technical architecture and code quality issues
Salary Ranges
65 data points
Junior/L3
Junior/L3 · Data Analyst
1 reports
$91,103
total / year
Base
$85,276
Stock
-
Bonus
$5,827
$59,612
$139,984
Interview Experience
1 interviews
Difficulty
3.0
/ 5
Duration
14-28 weeks
Interview Process
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Final Decision
Common Questions
Technical Knowledge
Behavioral/STAR
Past Experience
Problem Solving
News & Buzz
Cadence Design Systems (CDNS) Valuation Check After Lightmatter Photonic AI Partnership - simplywall.st
Source: simplywall.st
News
·
5w ago
Cadence Design Systems: Riding The AI Supercycle, But With Expectations At The Limit - Seeking Alpha
Source: Seeking Alpha
News
·
5w ago
Cadence Design Systems, Inc. (CDNS): Analyst Consensus and Growth Potential in the Booming Technology Sector - DirectorsTalk Interviews
Source: DirectorsTalk Interviews
News
·
5w ago
Lightmatter AI Photonics Pact Might Change The Case For Investing In Cadence Design Systems (CDNS) - simplywall.st
Source: simplywall.st
News
·
5w ago