채용
필수 스킬
C++
Numerical analysis
VLSI circuit simulation
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
The Engineer is responsible for designing, implementing and maintaining software designed to perform transistor-level VLSI circuit simulation. The ideal candidate would have expertise in numerical techniques for VLSI circuit simulation. Understanding of analog/RF/custom IC design and verification practices is a strong plus. Candidate should have an advanced degree in electrical engineering, computer science, applied mathematics, or similar. Candidates with experience in related fields will be considered, particularly:
1. Numerical analysis, especially numerical linear algebra, sparse matrix techniques, or numerical methods for solution of ordinary differential equations;
-
High performance computing (HPC) and performance critical applications;
-
Including (but no limited) hardware-aware optimization, GPU, etc.
-
Computational electromagnetics
Candidate should be proficient in C/C development. Demonstrated software engineering skills, with a good understanding of efficient implementation of high-performance numerical algorithms and associated data structure design, is a plus.
Candidate should have strong communications and interpersonal skills and be able to work as part of a geographically distributed development team.
The engineer should have ability to work with an engineering and cross-functional team to deliver innovative technologies in a production environment.
We’re doing work that matters. Help us solve what others can’t.
총 조회수
0
총 지원 클릭 수
0
모의 지원자 수
0
스크랩
0
비슷한 채용공고

Principal Engineer
Johnson Controls · Wuxi-Jiangsu-China

Principal Software Engineer
Veeva Systems · China - Beijing
Mechanical Staff Engineer
Nextracker · China, Shenzhen

R&D Principal Engineer - Software
ABB · Hangzhou, Zhejiang, China

Principal Software Developer - Platform
Veeva Systems · China - Beijing
Cadence 소개

Cadence
PublicCadence Design Systems provides electronic design automation (EDA) software, hardware, and IP for designing and verifying electronic systems and semiconductors.
5,001-10,000
직원 수
San Jose
본사 위치
$8.5B
기업 가치
리뷰
4.0
10개 리뷰
워라밸
4.2
보상
2.8
문화
4.1
커리어
3.2
경영진
3.4
72%
친구에게 추천
장점
Good work-life balance
Supportive and collaborative team environment
Flexible work arrangements
단점
Below market compensation
Limited career advancement opportunities
Heavy workload and long hours
연봉 정보
58개 데이터
Junior/L3
Junior/L3 · Data Analyst
1개 리포트
$91,103
총 연봉
기본급
$85,276
주식
-
보너스
$5,827
$59,612
$139,984
면접 경험
1개 면접
난이도
3.0
/ 5
소요 기간
14-28주
면접 과정
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Final Decision
자주 나오는 질문
Technical Knowledge
Behavioral/STAR
Past Experience
Problem Solving
뉴스 & 버즈
Ninety One UK Ltd Cuts Position in Cadence Design Systems, Inc. $CDNS - MarketBeat
MarketBeat
News
·
4d ago
Moran Wealth Management LLC Sells 19,592 Shares of Cadence Design Systems, Inc. $CDNS - MarketBeat
MarketBeat
News
·
4d ago
Cadence Maps Its Future Beyond EDA With Agentic AI and Simulation - HPCwire
HPCwire
News
·
4d ago
Lesser-Known Cadence Design Systems Just Landed Google and Nvidia Deals. Should You Buy CDNS Stock? - Barchart.com
Barchart.com
News
·
5d ago