Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Job Overview

Seeking an experienced IC Design Engineer to design the digital portions of a high-performance Ser Des IP for next-generation communication systems. The ideal candidate will have deep expertise in digital and mixed-signal design, system-level integration, and silicon validation for high-speed interfaces.

Job Description: IC Design Engineer

• Understanding the architecture of transmitters, receivers, equalizers, clock recovery circuits, and other digital components of high-performance Ser Des supporting various communication standards.

• Design, simulate, and optimize Ser Des-related digital components taking into consideration factors such as data rate, jitter, and power consumption.

• Analyze and resolve Lint and Clock/Reset Domain crossing issues in the design

• Collaborate with the broader engineering team to ensure robust signal integrity and power integrity in Ser Des designs.

• Collaborate with cross-functional teams, including physical design, system engineering, and validation teams, to ensure seamless integration of Ser Des IP into larger systems.

• Prepare and maintain comprehensive design documentation, including specifications, microarchitecture, and test plans.

• Support silicon bring-up and debug efforts.

Job Requirements:

• BS +12 Years of relevant industry experience. Advanced degree preferred.

• Proven experience in Ser Des design with a focus on high-speed communication interfaces.

• Must have strong Logic Design, RTL coding (Verilog HDL) skills.

• Familiarity of analog and mixed-signal circuit design principles.

• Thorough understanding of the impact of process technologies on Ser Des design.

• Excellent problem-solving skills and ability to troubleshoot complex mixed-signal IP blocks.

• Familiarity with system-level considerations in high-speed communication interfaces.

• Must understand low power design and validation techniques including UPF.

• Must be familiar with design constraint generation, logic synthesis, timing closure analysis and Clock/Reset domain crossing checks.

Other Requirements:

• Self-motivated

• Ability to work independently

• Good verbal and written communication skills

• Ability to work with remote and cross functional teams

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $141,300 - $226,000

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.