refresh

热门公司

Trending

招聘

JobsApple

GPU Physical Design Engineer, STA/Timing

Apple

GPU Physical Design Engineer, STA/Timing

Apple

Austin, TX

·

On-site

·

Full-time

·

1mo ago

Benefits & Perks

Remote options

Competitive salary and equity

Health benefits

Parental leave

Flexible work schedule

Creative environment

Healthcare

Parental Leave

Required Skills

Figma

Framer

Sketch

About the Role

Do you love creating elegant solutions to sophisticated challenges? As part of our Silicon Engineering group, you'll help design and manufacture our next-generation, high-performance, power-efficient processors! You'll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. In this job, you will be responsible for timing closure of highly complex GPU designs that go in every Apple product and will have amazing opportunities to set new standards for the next generation GPU designs. You will gain exposure to different aspects of product development, from concept to post silicon validation! You will collaborate with a variety of fields including Architecture, RTL, Synthesis, Clocking, DFT, Physical design and Post silicon engineering to ensure the best design practices are followed for a smooth timing convergence.

Responsibilities

  • Interact with RTL, architecture teams to understand physical design constraints related to timing and be the central point of contact to provide these to backend design flows.
  • Partner with Synthesis and Physical Design teams to implement the best design optimized for power, performance and timing.
  • Setting up all DFT modes and making sure all test features are properly timed.
  • Assemble the top level design for STA ensuring accurate analysis by reviewing all the logs and reports.
  • Create and maintain scripts and automation to ensure high quality STA reports and work with other teams for timing closure.
  • Run ECO flows on the design and responsible for close timing.
  • Support tapeout activities by running a full suite of signoff checks to ensure a high quality silicon for manufacture.
  • Work with CAD and Vendors to constantly improve the flow and bring in groundbreaking features to the analysis flows.

Preferred Qualifications

  • Masters degree preferred.
  • An internship or prior work experience in timing closure or physical design.
  • Experience working with EDA tools and exposure to their APIs.
  • Exposure to advanced concepts like XALK, POCVM, ETMs etc.
  • Experience in analysis of large volume data, identifying and driving timing fixes, generate ECOs etc.

Minimum Qualifications

  • Bachelors degree in Computer Science or Computer Engineering required.
  • Experience or coursework in one or more of the following areas: physical design, synthesis, DFT or clocking.
  • Experience or coursework with digital logic design, RTL, DV (testing), CMOS transistor logics or VLSI concepts.
  • Experience with scripting languages such as TCL, Python, Perl, shell scripting, etc.

Equal Opportunity

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.

Total Views

0

Apply Clicks

0

Mock Applicants

0

Scraps

0

About Apple

Apple

Apple

Public

A technology company that designs, manufactures, and markets consumer electronics, personal computers, and software.

10,001+

Employees

Cupertino

Headquarters

$3.5T

Valuation

Reviews

4.0

10 reviews

Work Life Balance

4.0

Compensation

4.2

Culture

3.8

Career

3.5

Management

3.2

75%

Recommend to a Friend

Pros

Great coworkers and people

Excellent benefits and perks

Fast-paced and engaging work environment

Cons

High expectations and pressure

Management quality varies

Limited career progression opportunities

Salary Ranges

17,968 data points

L2

L3

L4

L5

L6

L2 · Business Analyst L2

0 reports

$114,215

total / year

Base

$45,686

Stock

$57,108

Bonus

$11,422

$79,951

$148,480

Interview Experience

5 interviews

Difficulty

3.4

/ 5

Duration

28-42 weeks

Offer Rate

20%

Experience

Positive 20%

Neutral 40%

Negative 40%

Interview Process

1

Application Review

2

Recruiter Screen

3

Technical Phone Screen

4

Behavioral Interview

5

Onsite/Virtual Interviews

6

Team Matching

7

Offer

Common Questions

Coding/Algorithm

System Design

Behavioral/STAR

Technical Knowledge

Culture Fit