Apple is where individual imaginations gather together, committing to the values that lead to great work. Every new product we build, service we create, or Apple Store experience we deliver is the result of us making each other's ideas stronger. That happens because every one of us shares a belief that we can make something wonderful and share it with the world, changing lives for the better. It's the diversity of our people and their thinking that inspires the innovation that runs through everything we do. When we bring everybody in, we can do the best work of our lives. Here, you'll do more than join something - you'll add something.

About the Role

As an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC design in terms of timing. You will closely interact with RTL designers to understand design intent and clock structure, with CAD to understand and develop flow, and with the Physical design team to close and sign-off timing. You will also come up with ideas and plans to verify your own timing constraints and innovate timing constraints and flow to facilitate timing closure and any potential pessimism or fall outs in timing analysis.

Responsibilities

• Timing sign-off across all aspects of SoC design
• STA and sign-off flow development
• IP and block level timing constraints ownership for both regular and custom timing requirements from synthesis to sign-off to achieve sign-off quality timing constraints
• Close collaboration with RTL designers to understand design intent and clock structure
• Work with CAD teams to understand and develop flow
• Partner with Physical design team to close and sign-off timing
• Develop ideas and plans to verify timing constraints
• Innovate timing constraints and flow to facilitate timing closure
• Address potential pessimism or fall outs in timing analysis

Preferred Qualifications

• Proven knowledge of the ASIC design timing closure flow and methodology
• 2+ years of experience in writing ASIC timing constraints and timing closure
• Expertise in STA tools (Primetime) and flow, knowledge of timing corners/modes, process variations and signal integrity related issues
• Hands on experience in timing/SDC constraints generation and management
• Proficient in scripting languages (Tcl and Perl)
• Familiarity with synthesis, DFT and backend related methodology and tools
• Strong communication skills - you will be collaborating with many diverse groups at Apple
• Self-starter and highly motivated to be successful at Apple

Minimum Qualifications

• BS degree in technical discipline with minimum 3 years of relevant experience

Equal Opportunity

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.