WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.

THE ROLE

As a Core Design Verification Engineer, you will be responsible for verifying new and existing microarchitectural features in AMD’s next‑generation x86 CPU cores. This role focuses on unit‑ and core‑level verification using a C++ and Verilog/System Verilog‑based environment, with an emphasis on robust testbench architecture, reusable verification agents, and high‑quality coverage closure.

You will work closely with architects, RTL designers, and fellow verification engineers to ensure architectural intent is correctly implemented and thoroughly validated. Success in this role requires strong computer architecture fundamentals, the ability to reason about complex microarchitectural interactions, and a self‑motivated approach to solving ambiguous and challenging verification problems.

THE PERSON

You have a strong passion for computer architecture and processor microarchitecture and enjoy working at the intersection of hardware and software. You are a self‑motivated problem solver who takes ownership of verification quality end‑to‑end, from test planning through debug and coverage closure.

You value clean, scalable verification environments and understand the importance of sound testbench and agent architecture. You collaborate effectively across teams and time zones, communicate clearly, and continuously look for ways to improve verification efficiency, quality, and methodology.

KEY RESPONSIBILITIES

• Collaborate with CPU architects and RTL designers to understand microarchitectural features, corner cases, and verification requirements
• Define and own unit‑ and core‑level test plans, including stimulus, checking, and functional coverage strategies
• Design, implement, and maintain C++‑based and System Verilog‑based testbenches, with a focus on modular, reusable verification agent architectures
• Develop directed and constrained‑random C++ tests to validate architectural behavior and stress complex microarchitectural interactions
• Write and maintain System Verilog assertions and functional coverage models
• Debug simulation failures, identify root cause, and work cross‑functionally to resolve RTL, firmware, or testbench issues
• Drive functional and code coverage closure, identify verification gaps, and improve stimulus and checking as needed
• Contribute to verification infrastructure, workflows, and methodology improvements, including debug efficiency and simulation performance
• Mentor junior engineers and contribute to a culture of high‑quality, scalable verification

PREFERRED EXPERIENCE

• Experience with CPU or complex microprocessor verification, preferably x86‑based designs
• Strong background in computer architecture and microarchitecture concepts
• Proficiency in C++ for verification test development and infrastructure
• Proficiency in Verilog and System Verilog, including assertions and functional coverage
• Experience designing and maintaining testbench architectures and verification agents
• Strong debug skills using Verilog/System Verilog simulation tools
• Familiarity with constrained‑random testing and coverage‑driven verification
• Experience working in Linux‑based development environments
• Exposure to x86 assembly language or low‑level architectural programming is a strong plus
• Scripting experience (Python, Perl, shell, Makefile) for automation and workflow support
• Experience leveraging AI‑assisted or agent‑based development tools to improve verification productivity, including test generation, debug assistance, code refactoring, or workflow automation
• Ability to integrate AI‑assisted tooling into C++ and System Verilog verification environments while maintaining code quality, correctness, and debuggability
• Interest in exploring and advancing verification and software development methodologies, including new tools, workflows, and automation techniques that improve verification efficiency and quality

ACADEMIC CREDENTIALS

Bachelor’s or Master’s degree in Computer Engineering, Electrical Engineering, or Computer Science

LOCATION:

Austin, TX

This role is not eligible for visa sponsorship

*Benefits offered are described: *AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

THE ROLE

As a Core Design Verification Engineer, you will be responsible for verifying new and existing microarchitectural features in AMD’s next‑generation x86 CPU cores. This role focuses on unit‑ and core‑level verification using a C++ and Verilog/System Verilog‑based environment, with an emphasis on robust testbench architecture, reusable verification agents, and high‑quality coverage closure.

You will work closely with architects, RTL designers, and fellow verification engineers to ensure architectural intent is correctly implemented and thoroughly validated. Success in this role requires strong computer architecture fundamentals, the ability to reason about complex microarchitectural interactions, and a self‑motivated approach to solving ambiguous and challenging verification problems.

THE PERSON

You have a strong passion for computer architecture and processor microarchitecture and enjoy working at the intersection of hardware and software. You are a self‑motivated problem solver who takes ownership of verification quality end‑to‑end, from test planning through debug and coverage closure.

You value clean, scalable verification environments and understand the importance of sound testbench and agent architecture. You collaborate effectively across teams and time zones, communicate clearly, and continuously look for ways to improve verification efficiency, quality, and methodology.

KEY RESPONSIBILITIES

• Collaborate with CPU architects and RTL designers to understand microarchitectural features, corner cases, and verification requirements
• Define and own unit‑ and core‑level test plans, including stimulus, checking, and functional coverage strategies
• Design, implement, and maintain C++‑based and System Verilog‑based testbenches, with a focus on modular, reusable verification agent architectures
• Develop directed and constrained‑random C++ tests to validate architectural behavior and stress complex microarchitectural interactions
• Write and maintain System Verilog assertions and functional coverage models
• Debug simulation failures, identify root cause, and work cross‑functionally to resolve RTL, firmware, or testbench issues
• Drive functional and code coverage closure, identify verification gaps, and improve stimulus and checking as needed
• Contribute to verification infrastructure, workflows, and methodology improvements, including debug efficiency and simulation performance
• Mentor junior engineers and contribute to a culture of high‑quality, scalable verification

PREFERRED EXPERIENCE

• Experience with CPU or complex microprocessor verification, preferably x86‑based designs
• Strong background in computer architecture and microarchitecture concepts
• Proficiency in C++ for verification test development and infrastructure
• Proficiency in Verilog and System Verilog, including assertions and functional coverage
• Experience designing and maintaining testbench architectures and verification agents
• Strong debug skills using Verilog/System Verilog simulation tools
• Familiarity with constrained‑random testing and coverage‑driven verification
• Experience working in Linux‑based development environments
• Exposure to x86 assembly language or low‑level architectural programming is a strong plus
• Scripting experience (Python, Perl, shell, Makefile) for automation and workflow support
• Experience leveraging AI‑assisted or agent‑based development tools to improve verification productivity, including test generation, debug assistance, code refactoring, or workflow automation
• Ability to integrate AI‑assisted tooling into C++ and System Verilog verification environments while maintaining code quality, correctness, and debuggability
• Interest in exploring and advancing verification and software development methodologies, including new tools, workflows, and automation techniques that improve verification efficiency and quality

ACADEMIC CREDENTIALS

Bachelor’s or Master’s degree in Computer Engineering, Electrical Engineering, or Computer Science

LOCATION:

Austin, TX

This role is not eligible for visa sponsorship

*Benefits offered are described: *AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.