refresh

热门公司

Trending

招聘

JobsAMD

Memory Subsystem Design Verification Engineer

AMD

Memory Subsystem Design Verification Engineer

AMD

MARKHAM

·

On-site

·

Full-time

·

1mo ago

Compensation

CA$124,000 - CA$186,000

Benefits & Perks

Competitive salary and equity

Health benefits

Flexible work schedule

Design tool subscriptions

Healthcare

Required Skills

Framer

InVision

Figma

Back

Memory Subsystem Design Verification Engineer

JOB_DESCRIPTION.SHARE.HTML
CAROUSEL_PARAGRAPH

  • JOB_DESCRIPTION.SHARE.HTML
  • MARKHAM, Canada
  • Engineering
  • 76043
  • CAD $124,000.00/Yr.
  • CAD $186,000.00/Yr.

mail_outline
Get future jobs matching this search
Loginor Register

Job Description

WHAT YOU DO AT AMD CHANGES EVERYTHING:

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.

THE ROLE:

The Memory Subsystem team is hiring Verification Engineers to contribute to the definition, design, and development of high-speed LPDDR/DDR memory subsystem solutions and associated IP. This role includes verification across multiple product lines and pre-silicon production-level firmware co-verification using hybrid co-simulation environments and Universal Verification Methodology (UVM).

THE PERSON:

In this role, you will design and implement advanced verification environments for memory subsystems and associated IP using System Verilog and UVM methodologies. You will develop and maintain test benches, co-verification frameworks, and test suites aligned with evolving firmware features, ensuring comprehensive coverage and robust verification from IP and subsystem levels through production. Responsibilities include integrating and debugging Memory VIP, analyzing coverage metrics, managing regressions, and collaborating with cross-functional teams to deliver end-to-end verification solutions. You will also adapt to new tools and frameworks, contribute improvements, and document results to support efficient and scalable verification processes.

KEY RESPONSIBILITES:

  • Proficiency in C/C++, System Verilog, UVM (object-oriented design), and scripting languages (e.g., Python, shell)
  • Experience in IP and subsystem verification with System Verilog/UVM and VCS
  • Background in testbench architecture, microarchitecture, and co-verification with firmware
  • Knowledge of code and functional coverage and how test plans map to cover goals
  • Ability to design and debug co-verification environments for production-level firmware
  • Experience developing transactor-based stimulus and maintaining test suites as features evolve
  • Ability to learn new toolsets/frameworks and contribute updates

PREFERRED EXPERIENCE:

  • Experience building monitors/checkers and developing SVA/OVL and synthesizable assertions
  • Verification experience with DDR/JEDEC standard IP, DDR PHY, or Memory Controllers
  • Experience verifying subsystems/components and applying methodologies to achieve subsystem verification
  • Familiarity with architectural models and SystemC
  • Experience with Zebu emulation for verification and debug
  • Firmware/hardware co-verification using UVM System Verilog, C-DPI, and gasket‑structured testbenches
  • Memory VIP integration, bring-up, and debug
  • End-to-end verification experience from front-end through lab bring-up.
  • Understanding of synchronization techniques (e.g., handshakes, message passing) and hardware-level clocking, including multi-domain simulation synchronization
  • Experience with Git and Perforce
  • Managing regressions and coverage databases
  • SoC IP knowledge and a high-level understanding of the role and interfaces of each IP

ACADEMIC CREDENTIALS:

  • Bachelors or master's in electrical engineering, Computer Engineering, Computer Science, or a related field or equivalent practical experience in verification engineering.

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.
Apply JOB_DESCRIPTION.SHARE.HTML
CAROUSEL_PARAGRAPH
JOB_DESCRIPTION.SHARE.HTML

Total Views

0

Apply Clicks

0

Mock Applicants

0

Scraps

0

About AMD

AMD

AMD

Public

A semiconductor company that designs and develops graphics units, processors, and media solutions

10,001+

Employees

Santa Clara

Headquarters

Reviews

3.5

25 reviews

Work Life Balance

3.2

Compensation

4.1

Culture

3.6

Career

3.4

Management

3.1

65%

Recommend to a Friend

Pros

Good compensation and benefits

Positive work environment

Great management and coworkers

Cons

Poor work life balance

Micromanagement and excessive tracking

Too much pressure and workload

Salary Ranges

6 data points

L2

L3

L4

L5

L6

L2 · Data Analyst L2

0 reports

$76,430

total / year

Base

$30,572

Stock

$38,215

Bonus

$7,643

$53,501

$99,359

Interview Experience

5 interviews

Difficulty

3.6

/ 5

Duration

14-28 weeks

Offer Rate

60%

Experience

Positive 20%

Neutral 20%

Negative 60%

Interview Process

1

Application Review

2

Recruiter Screen

3

Technical Phone Screen

4

Technical Interview

5

Hiring Manager Interview

6

Offer

Common Questions

Coding/Algorithm

Technical Knowledge

Behavioral/STAR

Past Experience

System Design